mirror of
https://github.com/espressif/binutils-gdb.git
synced 2025-06-19 17:18:24 +08:00
x86: Support VEX base opcode length > 1
Intel AMX instructions with 8-bit immediate opcode extension without operands: tilerelease, 0, 0x49c0, None, 2, CpuAMX_TILE|Cpu64, Vex|VexOpcode=1|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 } Update build_vex_prefix to support VEX base opcode length > 1. * tc-i386.c (build_vex_prefix): Support VEX base opcode length > 1. (md_assemble): Don't process ImmExt without operands.
This commit is contained in:
@ -1,3 +1,8 @@
|
||||
2020-06-29 H.J. Lu <hongjiu.lu@intel.com>
|
||||
|
||||
* tc-i386.c (build_vex_prefix): Support VEX base opcode length > 1.
|
||||
(md_assemble): Don't process ImmExt without operands.
|
||||
|
||||
2020-06-29 Hans-Peter Nilsson <hp@bitrange.com>
|
||||
|
||||
PR gas/25331
|
||||
|
@ -3664,7 +3664,7 @@ build_vex_prefix (const insn_template *t)
|
||||
}
|
||||
}
|
||||
|
||||
switch ((i.tm.base_opcode >> 8) & 0xff)
|
||||
switch ((i.tm.base_opcode >> (i.tm.opcode_length << 3)) & 0xff)
|
||||
{
|
||||
case 0:
|
||||
implied_prefix = 0;
|
||||
@ -4873,12 +4873,8 @@ md_assemble (char *line)
|
||||
if (!process_operands ())
|
||||
return;
|
||||
}
|
||||
else
|
||||
else if (!quiet_warnings && i.tm.opcode_modifier.ugh)
|
||||
{
|
||||
if (i.tm.opcode_modifier.immext)
|
||||
process_immext ();
|
||||
|
||||
if (!quiet_warnings && i.tm.opcode_modifier.ugh)
|
||||
/* UnixWare fsub no args is alias for fsubp, fadd -> faddp, etc. */
|
||||
as_warn (_("translating to `%sp'"), i.tm.name);
|
||||
}
|
||||
|
Reference in New Issue
Block a user