espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-26 22:07:58 +08:00
Code Issues Packages Projects Releases Wiki Activity

Regenerated after modifying cgen/m32r.cpu to remove WRITE_LR and WRITE_SRC

Browse Source 
attributes.
This commit is contained in:
Nick Clifton
1998-02-13 17:51:46 +00:00
parent 679f7845cc
commit 6eacba2e77
3 changed files with 192 additions and 214 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
opcodes/ChangeLog
View File

@ -1,3 +1,8 @@
Fri Feb 13 09:50:32 1998 Nick Clifton <nickc@cygnus.com>
* m32r-opc.c: Regenerate.
* m32r-opc.h: Regenerate.
Thu Feb 12 11:01:40 1998 Doug Evans <devans@canuck.cygnus.com>
* cgen-opc.in (@arch@_cgen_lookup_insn): New argument alias_p.

386
opcodes/m32r-opc.c
View File

File diff suppressed because it is too large Load Diff

15
opcodes/m32r-opc.h
View File

@ -107,16 +107,6 @@ typedef enum mach_attr {
, MACH_MAX
} MACH_ATTR;
/* Enum declaration for instructions which modify the link register as a side effect. */
typedef enum write_lr_attr {
WRITE_LR_NO, WRITE_LR_YES
} WRITE_LR_ATTR;
/* Enum declaration for instructions which modify their source register as a side effect. */
typedef enum write_src_attr {
WRITE_SRC_NO, WRITE_SRC_YES
} WRITE_SRC_ATTR;
/* start-sanitize-m32rx */
/* Enum declaration for parallel execution pipeline selection. */
typedef enum pipe_attr {
@ -151,9 +141,8 @@ typedef enum cgen_insn_attr {
/* start-sanitize-m32rx */
, CGEN_INSN_PIPE
/* end-sanitize-m32rx */
, CGEN_INSN_WRITE_LR, CGEN_INSN_WRITE_SRC, CGEN_INSN_ALIAS, CGEN_INSN_COND_CTI
, CGEN_INSN_FILL_SLOT, CGEN_INSN_PARALLEL, CGEN_INSN_RELAX, CGEN_INSN_RELAXABLE
, CGEN_INSN_UNCOND_CTI
, CGEN_INSN_ALIAS, CGEN_INSN_COND_CTI, CGEN_INSN_FILL_SLOT, CGEN_INSN_PARALLEL
, CGEN_INSN_RELAX, CGEN_INSN_RELAXABLE, CGEN_INSN_UNCOND_CTI
} CGEN_INSN_ATTR;
/* Number of non-boolean elements in cgen_insn. */