espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-23 11:39:26 +08:00
Code Issues Packages Projects Releases Wiki Activity

x86: drop vex_mode and vex_scalar_mode

Browse Source 
These are fully redundant with, respectively, x_mode and scalar_mode.
This commit is contained in:
Jan Beulich
2021-07-22 13:07:42 +02:00
parent 54ca11a48e
commit 605228fcaf
1 changed files with 7 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
opcodes/i386-dis.c
View File

@ -384,10 +384,10 @@ fetch_data (struct disassemble_info *info, bfd_byte *addr)
#define XMM0 { XMM_Fixup, 0 } #define XMM0 { XMM_Fixup, 0 }
#define FXSAVE { FXSAVE_Fixup, 0 } #define FXSAVE { FXSAVE_Fixup, 0 }
#define Vex { OP_VEX, vex_mode } #define Vex { OP_VEX, x_mode }
#define VexW { OP_VexW, vex_mode } #define VexW { OP_VexW, x_mode }
#define VexScalar { OP_VEX, vex_scalar_mode } #define VexScalar { OP_VEX, scalar_mode }
#define VexScalarR { OP_VexR, vex_scalar_mode } #define VexScalarR { OP_VexR, scalar_mode }
#define VexGatherD { OP_VEX, vex_vsib_d_w_dq_mode } #define VexGatherD { OP_VEX, vex_vsib_d_w_dq_mode }
#define VexGatherQ { OP_VEX, vex_vsib_q_w_dq_mode } #define VexGatherQ { OP_VEX, vex_vsib_q_w_dq_mode }
#define VexGdq { OP_VEX, dq_mode } #define VexGdq { OP_VEX, dq_mode }
@ -546,8 +546,6 @@ enum
dw_mode, dw_mode,
/* registers like dq_mode, memory like d_mode. */ /* registers like dq_mode, memory like d_mode. */
dqd_mode, dqd_mode,
/* normal vex mode */
vex_mode,
/* Operand size depends on the VEX.W bit, with VSIB dword indices. */ /* Operand size depends on the VEX.W bit, with VSIB dword indices. */
vex_vsib_d_w_dq_mode, vex_vsib_d_w_dq_mode,
@ -558,8 +556,6 @@ enum
/* scalar, ignore vector length. */ /* scalar, ignore vector length. */
scalar_mode, scalar_mode,
/* like vex_mode, ignore vector length. */
vex_scalar_mode,
/* Operand size depends on the VEX.W bit, ignore vector length. */ /* Operand size depends on the VEX.W bit, ignore vector length. */
vex_scalar_w_dq_mode, vex_scalar_w_dq_mode,
@ -13274,7 +13270,7 @@ OP_VEX (int bytemode, int sizeflag ATTRIBUTE_UNUSED)
switch (bytemode) switch (bytemode)
{ {
case vex_scalar_mode: case scalar_mode:
oappend (names_xmm[reg]); oappend (names_xmm[reg]);
return; return;
@ -13343,7 +13339,7 @@ OP_VEX (int bytemode, int sizeflag ATTRIBUTE_UNUSED)
case 128: case 128:
switch (bytemode) switch (bytemode)
{ {
case vex_mode: case x_mode:
names = names_xmm; names = names_xmm;
break; break;
case dq_mode: case dq_mode:
@ -13369,7 +13365,7 @@ OP_VEX (int bytemode, int sizeflag ATTRIBUTE_UNUSED)
case 256: case 256:
switch (bytemode) switch (bytemode)
{ {
case vex_mode: case x_mode:
names = names_ymm; names = names_ymm;
break; break;
case mask_bd_mode: case mask_bd_mode: