espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-19 00:59:15 +08:00
Code Issues Packages Projects Releases Wiki Activity

aarch64: Define RME system registers

Browse Source 
This patch introduces RME (Realm Management Extension) system registers.

gas/ChangeLog:

2021-03-01  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>

	* testsuite/gas/aarch64/rme-invalid.d: New test.
	* testsuite/gas/aarch64/rme-invalid.l: New test.
	* testsuite/gas/aarch64/rme-invalid.s: New test.
	* testsuite/gas/aarch64/rme.d: New test.
	* testsuite/gas/aarch64/rme.s: New test.

opcodes/ChangeLog:

2021-03-01  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>

	* aarch64-opc.c: Add RME system registers.
This commit is contained in:
Przemyslaw Wirkus
2021-04-16 15:33:38 +01:00
parent 1b6b755e91
commit 100e914da3
8 changed files with 49 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
gas/ChangeLog
View File

@ -1,3 +1,11 @@
2021-04-16 Przemyslaw Wirkus <przemyslaw.wirkus@arm.com>
* testsuite/gas/aarch64/rme-invalid.d: New test.
* testsuite/gas/aarch64/rme-invalid.l: New test.
* testsuite/gas/aarch64/rme-invalid.s: New test.
* testsuite/gas/aarch64/rme.d: New test.
* testsuite/gas/aarch64/rme.s: New test.
2021-04-16 Nelson Chu <nelson.chu@sifive.com>
PR 27436

3
gas/testsuite/gas/aarch64/rme-invalid.d Normal file
View File

@ -0,0 +1,3 @@
#name: Invalid RME System registers usage
#source: rme-invalid.s
#warning_output: rme-invalid.l

2
gas/testsuite/gas/aarch64/rme-invalid.l Normal file
View File

@ -0,0 +1,2 @@
.*: Assembler messages:
.*: Warning: specified register cannot be written to at operand 1 -- `msr mfar_el3,x0'

4
gas/testsuite/gas/aarch64/rme-invalid.s Normal file
View File

@ -0,0 +1,4 @@
/* Realm Management Extension. */
/* Illegal write to RME system registers. */
msr mfar_el3, x0

14
gas/testsuite/gas/aarch64/rme.d Normal file
View File

@ -0,0 +1,14 @@
#name: RME System registers
#objdump: -dr
.*: file format .*
Disassembly of section \.text:
0+ <.*>:
0: d53e60a0 mrs x0, mfar_el3
4: d53e21c0 mrs x0, gpccr_el3
8: d53e2180 mrs x0, gptbr_el3
c: d51e21c0 msr gpccr_el3, x0
10: d51e2180 msr gptbr_el3, x0

10
gas/testsuite/gas/aarch64/rme.s Normal file
View File

@ -0,0 +1,10 @@
/* Realm Management Extension. */
/* Read from RME system registers. */
mrs x0, mfar_el3
mrs x0, gpccr_el3
mrs x0, gptbr_el3
/* Write to RME system registers. */
msr gpccr_el3, x0
msr gptbr_el3, x0

4
opcodes/ChangeLog
View File

@ -1,3 +1,7 @@
2021-04-16 Przemyslaw Wirkus <przemyslaw.wirkus@arm.com>
* aarch64-opc.c: Add RME system registers.
2021-04-16 Lifang Xia <lifang_xia@c-sky.com>
* riscv-opc.c (riscv_opcodes): New insn alias for addi. Compress

4
opcodes/aarch64-opc.c
View File

@ -4682,6 +4682,10 @@ const aarch64_sys_reg aarch64_sys_regs [] =
SR_CORE ("accdata_el1", CPENC (3,0,C13,C0,5), 0),
SR_CORE ("mfar_el3", CPENC (3,6,C6,C0,5), F_REG_READ),
SR_CORE ("gpccr_el3", CPENC (3,6,C2,C1,6), 0),
SR_CORE ("gptbr_el3", CPENC (3,6,C2,C1,4), 0),
{ 0, CPENC (0,0,0,0,0), 0, 0 }
};