espressif/FreeRTOS
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS.git synced 2025-06-25 10:37:09 +08:00
Code Issues Packages Projects Releases Wiki Activity

Removing writes to read-only PLIC interrupt pending registers.

Browse Source 
Signed-off-by: Yuhui Zheng <10982575+yuhui-zheng@users.noreply.github.com>
This commit is contained in:
Yuhui Zheng
2020-04-02 20:26:10 -07:00
parent 5b9777e11e
commit fa74f7dccf
1 changed files with 0 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
FreeRTOS/Demo/RISC-V_RV32_SiFive_HiFive1-RevB_FreedomStudio/main.c
View File

@ -141,10 +141,6 @@ struct metal_interrupt *pxInterruptController;
/* Set all interrupt enable bits to 0. */
mainPLIC_ENABLE_0 = 0UL;
mainPLIC_ENABLE_1 = 0UL;
/* Clear all pending interrupts. */
mainPLIC_PENDING_0 = 0UL;
mainPLIC_PENDING_1 = 0UL;
}
/*-----------------------------------------------------------*/