espressif/ESP8266_RTOS_SDK
1
0
Fork 0
mirror of https://github.com/espressif/ESP8266_RTOS_SDK.git synced 2025-05-22 01:27:11 +08:00
Code Issues Packages Projects Releases Wiki Activity

feat(esp8266): Add full icache mode

Browse Source 
Use full 32 KB iram as icache.
This commit is contained in:
Dong Heng
2018-07-31 10:23:15 +08:00
parent 94bac51c12
commit b32c52874d
8 changed files with 55 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
components/esp8266/source/chip_boot.c
View File

@ -52,9 +52,8 @@ void chip_boot(size_t start_addr, size_t map)
extern esp_spi_flash_chip_t flashchip;
extern void phy_get_bb_evm(void);
extern void cache_init(uint32_t , uint32_t, uint32_t);
extern void cache_init(uint8_t);
extern void user_spi_flash_dio_to_qio_pre_init(void);
extern int esp_get_boot_param(uint32_t, uint32_t, void *, uint32_t);
phy_get_bb_evm();
@ -93,7 +92,7 @@ void chip_boot(size_t start_addr, size_t map)
SET_PERI_REG_BITS(PERIPHS_SPI_FLASH_CTRL, 0xfff, freqbits, 0);
ESP_EARLY_LOGD(TAG, "SPI flash cache map is %d\n", map);
cache_init(map, 0, 0);
cache_init(map);
if (fhdr.spi_mode == ESP_IMAGE_SPI_MODE_QIO) {
ESP_EARLY_LOGD(TAG, "SPI flash enable QIO mode\n");

39
components/esp8266/source/esp_cache.c Normal file
View File

@ -0,0 +1,39 @@
// Copyright 2018-2019 Espressif Systems (Shanghai) PTE LTD
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
#include "sdkconfig.h"
#include <stdint.h>
#include "esp_attr.h"
#include "esp8266/rom_functions.h"
#ifdef CONFIG_SOC_FULL_ICACHE
#define SOC_CACHE_SIZE 1 // 32KB
#else
#define SOC_CACHE_SIZE 0 // 16KB
#endif
static uint8_t s_cache_map;
static uint8_t s_cache_size = SOC_CACHE_SIZE;
void IRAM_ATTR Cache_Read_Enable_New(void)
{
Cache_Read_Enable(s_cache_map, 0, s_cache_size);
}
void cache_init(int map)
{
s_cache_map = map;
Cache_Read_Enable_New();
}