mirror of
https://gitee.com/eda-development/eda_fpga.git
synced 2025-05-17 23:16:54 +08:00
md
This commit is contained in:
@ -56,7 +56,7 @@ assign out = a & b;
|
||||
|
||||
关闭代码编辑器后代码将会自动保存,此时可点击Code View查看生成的完整代码
|
||||
|
||||

|
||||

|
||||
|
||||
最后在菜单栏中Code->CodeGenerate可以将verilog代码保存至.v文件
|
||||
|
||||
@ -68,7 +68,7 @@ assign out = a & b;
|
||||
|
||||
这是保存的.v文件,与Code View中的完整代码一致
|
||||
|
||||

|
||||

|
||||
|
||||
模块文件的保存则是在菜单栏中File->Save中进行
|
||||
|
||||
|
BIN
pics/image-20210215021916023.png
Normal file
BIN
pics/image-20210215021916023.png
Normal file
Binary file not shown.
After Width: | Height: | Size: 16 KiB |
BIN
pics/image-20210215021949830.png
Normal file
BIN
pics/image-20210215021949830.png
Normal file
Binary file not shown.
After Width: | Height: | Size: 42 KiB |
Reference in New Issue
Block a user