espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-12-19 01:19:41 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
cc6aaa31491cacb485e07ac9adfe4f7d971b2ae2
binutils-gdb/sim
History
Mike Frysinger cc6aaa3149 sim: cr16: add missing break statement 
Doesn't seem to make sense for this to fall through
(although I'm not an expert in this ISA).
2023-12-21 01:41:49 -05:00
..
aarch64
sim: aarch64: fix -Wunused-variable warnings
2023-12-19 05:51:09 -05:00
arm
sim: arm: add missing breaks to SWI processing
2023-12-21 01:41:07 -05:00
avr
sim: modules.c: fix generation after recent refactors
2023-01-15 20:55:48 -05:00
bfin
sim: bfin: clean up astat reg name decode a little
2023-12-21 00:02:15 -05:00
bpf
sim: bpf: fix -Wunused-variable warnings
2023-12-19 05:51:10 -05:00
common
sim: common: mark engine restart as noreturn
2023-12-21 01:23:00 -05:00
cr16
sim: cr16: add missing break statement
2023-12-21 01:41:49 -05:00
cris
sim: cgen: unify the genmloop logic a bit
2023-12-20 21:24:40 -05:00
d10v
sim: d10v: fix -Wunused-but-set-variable warnings
2023-12-07 21:41:27 -07:00
erc32
sim: erc32: fix -Wunused-variable warnings
2023-12-19 05:51:10 -05:00
example-synacor
sim: modules.c: fix generation after recent refactors
2023-01-15 20:55:48 -05:00
frv
sim: cgen: unify the genmloop logic a bit
2023-12-20 21:24:40 -05:00
ft32
sim: ft32: fix -Wunused-variable warnings
2023-12-19 05:51:10 -05:00
h8300
sim: h8300: fix -Wunused-variable warnings
2023-12-19 05:51:10 -05:00
igen
sim: igen: do not reindent literal semantics output
2023-12-14 22:33:47 -05:00
iq2000
sim: cgen: unify the genmloop logic a bit
2023-12-20 21:24:40 -05:00
lm32
sim: cgen: unify the genmloop logic a bit
2023-12-20 21:24:40 -05:00
m4
sim: warnings: enable -Wduplicated-cond
2023-12-21 00:02:20 -05:00
m32c
sim: m32c: use UTF-8 encoding
2023-12-05 07:50:56 -05:00
m32r
sim: cgen: unify the genmloop logic a bit
2023-12-20 21:24:40 -05:00
m68hc11
sim: m68hc11: fix -Wunused-but-set-variable warnings
2023-12-07 21:41:27 -07:00
mcore
sim: mcore: fix -Wunused-variable warnings
2023-12-19 05:51:10 -05:00
microblaze
sim: microblaze: fix -Wunused-variable warnings
2023-12-19 05:51:10 -05:00
mips
sim: mips: fix -Wunused-variable warnings
2023-12-19 05:51:11 -05:00
mn10300
sim: mn10300: fix LAST_TIMER_REG typo
2023-12-21 00:02:18 -05:00
moxie
sim: moxie: fix -Wunused-variable warnings
2023-12-19 05:51:11 -05:00
msp430
sim: msp430: fix -Wunused-variable warnings
2023-12-19 05:51:11 -05:00
or1k
sim: cgen: unify the genmloop logic a bit
2023-12-20 21:24:40 -05:00
ppc
sim: ppc: phb: add missing break to address decoder
2023-12-21 01:21:18 -05:00
pru
sim: modules.c: fix generation after recent refactors
2023-01-15 20:55:48 -05:00
riscv
sim/riscv: fix JALR instruction simulation
2023-10-18 17:55:31 +01:00
rl78
Rename bfd_bread and bfd_bwrite
2023-08-09 08:48:09 +09:30
rx
sim: rx: mark unused static var as unused
2023-12-04 23:49:48 -05:00
sh
sim: sh: fix -Wunused-variable warnings
2023-12-19 05:51:11 -05:00
testsuite
Yet another fix for mcore-sim (rotli)
2023-12-18 22:04:25 -07:00
v850
sim: v850: fix -Wunused-variable warnings
2023-12-19 05:51:11 -05:00
.gitignore
…
aclocal.m4
sim: smp: make option available again
2022-12-25 02:13:30 -05:00
arch-subdir.mk.in
sim: build: drop support for creating libsim.a in subdirs
2023-01-10 01:15:26 -05:00
ChangeLog-2021
…
config.h.in
sim: build: stop probing system extensions (ourselves)
2023-01-16 04:22:10 -05:00
configure
sim: warnings: enable -Wduplicated-cond
2023-12-21 00:02:20 -05:00
configure.ac
sim: warnings: enable only for development builds
2023-12-04 23:45:27 -05:00
COPYING
…
gdbinit.in
…
MAINTAINERS
sim: Update mailing list address
2022-09-01 10:15:09 -04:00
Makefile.am
sim: warnings: enable only for development builds
2023-12-04 23:45:27 -05:00
Makefile.in
sim: cgen: unify the genmloop logic a bit
2023-12-20 21:24:40 -05:00
README-HACKING
sim: build: delete Make-common.in logic
2023-01-13 17:34:53 -05:00