Files
binutils-gdb/opcodes
Hau Hsu 7003edc383 RISC-V: Add SiFive cease extension v1.0
Add SiFive cease extension,
https://sifive.cdn.prismic.io/sifive/767804da-53b2-4893-97d5-b7c030ae0a94_s76mc_core_complex_manual_21G3.pdf

This aligns LLVM:
* https://llvm.org/docs/RISCVUsage.html
* https://github.com/llvm/llvm-project/pull/83896

bfd/ChangeLog:

	* elfxx-riscv.c (riscv_supported_vendor_x_ext): Add support for
	'xsfcease'.
	(riscv_multi_subset_supports): Handle INSN_CLASS_XSFCEASE.
	(riscv_multi_subset_supports_ext): Handle INSN_CLASS_XSFCEASE.

gas/ChangeLog:

	* doc/c-riscv.texi: Updated.
	* testsuite/gas/riscv/march-help.l: Updated.
	* testsuite/gas/riscv/sifive-insns.d: Add test case for 'sf.cease'.
	* testsuite/gas/riscv/sifive-insns.s: Likewise.

include/ChangeLog:

	* opcode/riscv-opc.h (MATCH_SF_CEASE, MASK_SF_CEASE): Define match and
	mask encoding for 'sf.cease'.
	* opcode/riscv.h (INSN_CLASS_XSFCEASE): Add new instruction class for
	'xsfcease'.

opcodes/ChangeLog:

    * riscv-opc.c (riscv_opcodes): Add opcode entry for 'sf.cease'.
2024-06-18 15:06:34 +08:00
..
2023-11-15 12:53:04 +00:00
2023-11-15 12:53:04 +00:00
2024-06-18 10:52:40 +08:00
2024-06-18 10:52:41 +08:00
2024-01-05 09:28:52 +01:00
2024-06-18 10:52:40 +08:00
2024-06-18 10:52:40 +08:00
2024-06-18 10:52:40 +08:00
2024-06-18 10:52:40 +08:00
2024-03-13 18:23:26 +00:00
2024-03-13 18:23:26 +00:00
2024-02-29 21:07:04 +10:30
2024-04-19 10:00:57 +09:30