Files
jiawei de83e5142d RISC-V: Add instructions and operand set for z[fdq]inx
Reuse float instructions in INSN_CLASS_F/D/Q, use riscv_subset_supports to
verify if z*inx enabled and use gpr instead of fpr when z*inx is enable.

bfd/ChangeLog:

* elfxx-riscv.c (riscv_multi_subset_supports): Added support for
  z*inx extension.

gas/ChangeLog:

* config/tc-riscv.c (riscv_ip): Added register choice for z*inx.

include/ChangeLog:

* opcode/riscv.h (enum riscv_insn_class): Reused INSN_CLASS_* for z*inx.

opcodes/ChangeLog:

* riscv-dis.c (riscv_disassemble_insn): Added disassemble check for
  z*inx.
* riscv-opc.c: Reused INSN_CLASS_* for z*inx.

Reviewed-by: Palmer Dabbelt <palmer@rivosinc.com>
2021-11-18 14:43:23 +08:00
..
2021-03-31 10:49:23 +10:30
2021-11-01 10:51:03 +00:00
2021-03-31 10:49:23 +10:30
2016-01-01 22:59:17 +10:30
2012-12-10 12:48:03 +00:00
2021-04-01 15:00:56 +02:00
2021-10-24 21:36:31 +10:30
2021-03-31 10:49:23 +10:30
2021-03-31 10:49:23 +10:30
2021-03-31 10:49:23 +10:30
2021-03-31 10:49:23 +10:30