Files
Maciej W. Rozycki a4ddc54ec1 MIPS16/opcodes: Keep the LSB of PC-relative offsets in disassembly
Correct the disassembly of the PC-relative immediate argument of the
MIPS16 synthetic LA, LW, DLA and LD instructions and do not mask the
LSB, which in this case is a part of the data address rather than the
ISA bit and has to be fully presented.

	opcodes/
	* mips-dis.c (print_insn_arg): Only clear the ISA bit for jumps
	and branches and not synthetic data instructions.

	binutils/
	* testsuite/binutils-all/mips/mips16-undecoded.d: Adjust the
	disassembly of PC-relative LA and LW synthetic instructions.
2017-05-02 11:58:44 +01:00
..
2017-03-08 07:44:17 -08:00
2015-10-22 12:49:17 +10:30
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2016-02-26 05:01:34 -08:00
2015-07-10 08:14:59 -07:00
2012-07-03 16:06:34 +00:00
2017-02-25 19:13:23 +10:30
2017-02-23 22:58:45 +01:00
2015-05-12 12:47:27 -07:00
2012-04-03 16:01:38 +00:00
2016-03-07 17:29:25 +00:00
2010-05-18 03:31:07 +00:00
2010-05-18 03:31:07 +00:00
2010-05-18 03:31:07 +00:00
2015-04-04 07:34:25 -07:00
2015-04-04 07:34:25 -07:00
2013-08-19 15:08:52 +00:00
2011-10-04 14:25:40 +00:00
2017-02-25 19:13:23 +10:30
2015-08-11 23:29:36 +09:30
2015-08-11 23:29:36 +09:30
2015-08-11 23:29:36 +09:30
2015-08-11 23:29:36 +09:30
2015-08-11 23:29:36 +09:30
2015-08-11 23:29:36 +09:30
2012-02-11 20:02:03 +00:00