mirror of
https://github.com/espressif/binutils-gdb.git
synced 2025-09-19 00:49:47 +08:00
Format corrections to permit running through makeinfo and TeX without errors.
This commit is contained in:
gas/doc
@ -4595,9 +4595,8 @@ $69, %eax, %eax}.
|
|||||||
|
|
||||||
@cindex Z8000 support
|
@cindex Z8000 support
|
||||||
@menu
|
@menu
|
||||||
* Z8000 Options:: Options
|
* Z8000 Options:: No special command-line options for Z8000
|
||||||
* Z8000 Syntax:: Syntax
|
* Z8000 Syntax:: Assembler Syntax for the Z8000
|
||||||
* Z8000 Directives:: Z8000 Machine Directives
|
|
||||||
* Z8000 Opcodes:: Opcodes
|
* Z8000 Opcodes:: Opcodes
|
||||||
@end menu
|
@end menu
|
||||||
|
|
||||||
@ -4629,7 +4628,7 @@ Z8000 family.
|
|||||||
@cindex Z8000 line separator
|
@cindex Z8000 line separator
|
||||||
@samp{;} can be used instead of a newline to separate statements.
|
@samp{;} can be used instead of a newline to separate statements.
|
||||||
|
|
||||||
@node Z8000
|
@node Z8000-Regs
|
||||||
@subsubsection Register Names
|
@subsubsection Register Names
|
||||||
|
|
||||||
@cindex Z8000 registers
|
@cindex Z8000 registers
|
||||||
@ -4637,7 +4636,7 @@ Z8000 family.
|
|||||||
The Z8000 has sixteen 16 bit registers, numbered 0 to 15. You can refer to different
|
The Z8000 has sixteen 16 bit registers, numbered 0 to 15. You can refer to different
|
||||||
sized groups of registers with the prefix @samp{r} for 16 bit registers, @samp{rr}
|
sized groups of registers with the prefix @samp{r} for 16 bit registers, @samp{rr}
|
||||||
for 32 bit registers and @samp{rq} for 64 bit registers. The first eight of the sixteen
|
for 32 bit registers and @samp{rq} for 64 bit registers. The first eight of the sixteen
|
||||||
16 bit registers may also be accessed by bytes. They are named @samp{r@var{n}h} and @samp{r@var{n}l}}.
|
16 bit registers may also be accessed by bytes. They are named @samp{r@var{n}h} and @samp{r@var{n}l}.
|
||||||
@example
|
@example
|
||||||
byte registers
|
byte registers
|
||||||
r0l r0h r1h r1l r2h r2l r3h r3l r4h r4l r5h r5l r6h r6l r7h r7l
|
r0l r0h r1h r1l r2h r2l r3h r3l r4h r4l r5h r5l r6h r6l r7h r7l
|
||||||
@ -4663,7 +4662,7 @@ Register direct
|
|||||||
@item @@r@var{n}
|
@item @@r@var{n}
|
||||||
Indirect register
|
Indirect register
|
||||||
|
|
||||||
@item var{address}
|
@item @var{address}
|
||||||
Direct: the 16/24 bit address of the operand is in the instruction.
|
Direct: the 16/24 bit address of the operand is in the instruction.
|
||||||
|
|
||||||
@item address(r@var{n})
|
@item address(r@var{n})
|
||||||
@ -4712,7 +4711,7 @@ Synonym for .long
|
|||||||
Synonym for .byte
|
Synonym for .byte
|
||||||
@item sval
|
@item sval
|
||||||
Assemble a string.
|
Assemble a string.
|
||||||
@code {sval} expects one string literal, delimited by single quotes. It assembles each byte of the string into consecutive addresses. Single quote
|
@code{sval} expects one string literal, delimited by single quotes. It assembles each byte of the string into consecutive addresses. Single quote
|
||||||
and other non-representable characters may be descrbed by escaping them
|
and other non-representable characters may be descrbed by escaping them
|
||||||
with a percent sign and their ascii value as a two digit hex number.
|
with a percent sign and their ascii value as a two digit hex number.
|
||||||
|
|
||||||
@ -4738,8 +4737,8 @@ synonym for @code{.align 1}
|
|||||||
The following table summarizes the opcodes and their arguments:
|
The following table summarizes the opcodes and their arguments:
|
||||||
@c kluge due to lack of group outside example
|
@c kluge due to lack of group outside example
|
||||||
@page
|
@page
|
||||||
@group
|
|
||||||
@smallexample
|
@smallexample
|
||||||
|
@group
|
||||||
|
|
||||||
rs @r{16 bit source register}
|
rs @r{16 bit source register}
|
||||||
rd @r{16 bit destination register}
|
rd @r{16 bit destination register}
|
||||||
|
@ -5255,9 +5255,8 @@ _CHAPSEC__(0+_GENERIC__) Z8000 Dependent Features
|
|||||||
|
|
||||||
@cindex Z8000 support
|
@cindex Z8000 support
|
||||||
@menu
|
@menu
|
||||||
* Z8000 Options:: Options
|
* Z8000 Options:: No special command-line options for Z8000
|
||||||
* Z8000 Syntax:: Syntax
|
* Z8000 Syntax:: Assembler Syntax for the Z8000
|
||||||
* Z8000 Directives:: Z8000 Machine Directives
|
|
||||||
* Z8000 Opcodes:: Opcodes
|
* Z8000 Opcodes:: Opcodes
|
||||||
@end menu
|
@end menu
|
||||||
|
|
||||||
@ -5289,7 +5288,7 @@ _CHAPSEC__(2+_GENERIC__) Special Characters
|
|||||||
@cindex Z8000 line separator
|
@cindex Z8000 line separator
|
||||||
@samp{;} can be used instead of a newline to separate statements.
|
@samp{;} can be used instead of a newline to separate statements.
|
||||||
|
|
||||||
@node Z8000
|
@node Z8000-Regs
|
||||||
_CHAPSEC__(2+_GENERIC__) Register Names
|
_CHAPSEC__(2+_GENERIC__) Register Names
|
||||||
|
|
||||||
@cindex Z8000 registers
|
@cindex Z8000 registers
|
||||||
@ -5297,7 +5296,7 @@ _CHAPSEC__(2+_GENERIC__) Register Names
|
|||||||
The Z8000 has sixteen 16 bit registers, numbered 0 to 15. You can refer to different
|
The Z8000 has sixteen 16 bit registers, numbered 0 to 15. You can refer to different
|
||||||
sized groups of registers with the prefix @samp{r} for 16 bit registers, @samp{rr}
|
sized groups of registers with the prefix @samp{r} for 16 bit registers, @samp{rr}
|
||||||
for 32 bit registers and @samp{rq} for 64 bit registers. The first eight of the sixteen
|
for 32 bit registers and @samp{rq} for 64 bit registers. The first eight of the sixteen
|
||||||
16 bit registers may also be accessed by bytes. They are named @samp{r@var{n}h} and @samp{r@var{n}l}}.
|
16 bit registers may also be accessed by bytes. They are named @samp{r@var{n}h} and @samp{r@var{n}l}.
|
||||||
@example
|
@example
|
||||||
byte registers
|
byte registers
|
||||||
r0l r0h r1h r1l r2h r2l r3h r3l r4h r4l r5h r5l r6h r6l r7h r7l
|
r0l r0h r1h r1l r2h r2l r3h r3l r4h r4l r5h r5l r6h r6l r7h r7l
|
||||||
@ -5323,7 +5322,7 @@ Register direct
|
|||||||
@item @@r@var{n}
|
@item @@r@var{n}
|
||||||
Indirect register
|
Indirect register
|
||||||
|
|
||||||
@item var{address}
|
@item @var{address}
|
||||||
Direct: the 16/24 bit address of the operand is in the instruction.
|
Direct: the 16/24 bit address of the operand is in the instruction.
|
||||||
|
|
||||||
@item address(r@var{n})
|
@item address(r@var{n})
|
||||||
@ -5372,7 +5371,7 @@ Synonym for .long
|
|||||||
Synonym for .byte
|
Synonym for .byte
|
||||||
@item sval
|
@item sval
|
||||||
Assemble a string.
|
Assemble a string.
|
||||||
@code {sval} expects one string literal, delimited by single quotes. It assembles each byte of the string into consecutive addresses. Single quote
|
@code{sval} expects one string literal, delimited by single quotes. It assembles each byte of the string into consecutive addresses. Single quote
|
||||||
and other non-representable characters may be descrbed by escaping them
|
and other non-representable characters may be descrbed by escaping them
|
||||||
with a percent sign and their ascii value as a two digit hex number.
|
with a percent sign and their ascii value as a two digit hex number.
|
||||||
|
|
||||||
@ -5398,8 +5397,8 @@ synonym for @code{.align 1}
|
|||||||
The following table summarizes the opcodes and their arguments:
|
The following table summarizes the opcodes and their arguments:
|
||||||
@c kluge due to lack of group outside example
|
@c kluge due to lack of group outside example
|
||||||
@page
|
@page
|
||||||
@group
|
|
||||||
@smallexample
|
@smallexample
|
||||||
|
@group
|
||||||
|
|
||||||
rs @r{16 bit source register}
|
rs @r{16 bit source register}
|
||||||
rd @r{16 bit destination register}
|
rd @r{16 bit destination register}
|
||||||
|
Reference in New Issue
Block a user