espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-28 23:39:35 +08:00
Code Issues Packages Projects Releases Wiki Activity

opcodes: sparc: support missing SPARC ASIs from UA2005, UA2007, OSA2011, & OSA2015

Browse Source
This commit is contained in:
Jose E. Marchesi
2017-03-29 21:20:23 +02:00
parent 1231656410
commit f7c514a378
2 changed files with 34 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
opcodes/ChangeLog
View File

@ -1,3 +1,9 @@
2017-03-29 Sheldon Lobo <sheldon.lobo@oracle.com>
Add support for missing SPARC ASIs from UA2005, UA2007, OSA2011, &
OSA2015.
* opcodes/sparc-opc.c (asi_table): New ASIs.
2017-03-29 Alan Modra <amodra@gmail.com> 2017-03-29 Alan Modra <amodra@gmail.com>
* ppc-dis.c (ppc_opts): Set PPC_OPCODE_PPC for "any" flags. Add * ppc-dis.c (ppc_opts): Set PPC_OPCODE_PPC for "any" flags. Add

28
opcodes/sparc-opc.c
View File

@ -2420,6 +2420,34 @@ static sparc_asi asi_table[] =
{ 0xE3, "#ASI_TWINX_S", v9c }, { 0xE3, "#ASI_TWINX_S", v9c },
{ 0xEA, "#ASI_TWINX_PL", v9c }, { 0xEA, "#ASI_TWINX_PL", v9c },
{ 0xEB, "#ASI_TWINX_SL", v9c }, { 0xEB, "#ASI_TWINX_SL", v9c },
/* These are ASIs from UA2005, UA2007, OSA2011, & OSA 2015 */
{ 0x12, "#ASI_MAIUP", v9m },
{ 0x13, "#ASI_MAIUS", v9m },
{ 0x14, "#ASI_REAL", v9c },
{ 0x15, "#ASI_REAL_IO", v9c },
{ 0x1c, "#ASI_REAL_L", v9c },
{ 0x1d, "#ASI_REAL_IO_L", v9c },
{ 0x30, "#ASI_AIPP", v9d },
{ 0x31, "#ASI_AIPS", v9d },
{ 0x36, "#ASI_AIPN", v9d },
{ 0x38, "#ASI_AIPP_L", v9d },
{ 0x39, "#ASI_AIPS_L", v9d },
{ 0x3e, "#ASI_AIPN_L", v9d },
{ 0x42, "#ASI_INST_MASK_REG", v9d },
{ 0x42, "#ASI_LSU_DIAG_REG", v9d },
{ 0x43, "#ASI_ERROR_INJECT_REG", v9d },
{ 0x48, "#ASI_IRF_ECC_REG", v9d },
{ 0x49, "#ASI_FRF_ECC_REG", v9d },
{ 0x4e, "#ASI_SPARC_PWR_MGMT", v9d },
{ 0x4f, "#ASI_HYP_SCRATCHPAD", v9c },
{ 0x59, "#ASI_SCRATCHPAD_ACCESS", v9d },
{ 0x5a, "#ASI_TICK_ACCESS", v9d },
{ 0x5b, "#ASI_TSA_ACCESS", v9d },
{ 0xb0, "#ASI_PIC", v9e },
{ 0xf2, "#ASI_STBI_PM", v9e },
{ 0xf3, "#ASI_STBI_SM", v9e },
{ 0xfa, "#ASI_STBI_PLM", v9e },
{ 0xfb, "#ASI_STBI_SLM", v9e },
{ 0, 0, 0 } { 0, 0, 0 }
}; };