espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-07-15 05:01:13 +08:00
Code Issues Packages Projects Releases Wiki Activity

expand on a comment and reorg for 80 column screen some code in

Browse Source 
assemble_two insns
This commit is contained in:
Doug Evans
1999-02-04 22:32:46 +00:00
parent bbbad6ead2
commit f5ee0390c5
1 changed files with 9 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
gas/config/tc-m32r.c
View File

@ -1,5 +1,5 @@
/* tc-m32r.c -- Assembler for the Mitsubishi M32R. /* tc-m32r.c -- Assembler for the Mitsubishi M32R.
Copyright (C) 1996, 1997, 1998 Free Software Foundation. Copyright (C) 1996, 1997, 1998, 1999 Free Software Foundation.
This file is part of GAS, the GNU Assembler. This file is part of GAS, the GNU Assembler.
@ -565,6 +565,7 @@ md_begin ()
#define OPERAND_IS_COND_BIT(operand, indices, index) \ #define OPERAND_IS_COND_BIT(operand, indices, index) \
(CGEN_OPERAND_INSTANCE_HW (operand)->type == HW_H_COND \ (CGEN_OPERAND_INSTANCE_HW (operand)->type == HW_H_COND \
|| (CGEN_OPERAND_INSTANCE_HW (operand)->type == HW_H_PSW) \
|| (CGEN_OPERAND_INSTANCE_HW (operand)->type == HW_H_CR \ || (CGEN_OPERAND_INSTANCE_HW (operand)->type == HW_H_CR \
&& (indices [index] == 0 || indices [index] == 1))) && (indices [index] == 0 || indices [index] == 1)))
@ -747,7 +748,9 @@ assemble_two_insns (str, str2, parallel_p)
* str2 = 0; /* Seperate the two instructions. */ * str2 = 0; /* Seperate the two instructions. */
/* If there was a previous 16 bit insn, then fill the following 16 bit slot, /* If there was a previous 16 bit insn, then fill the following 16 bit slot,
so that the parallel instruction will start on a 32 bit boundary. */ so that the parallel instruction will start on a 32 bit boundary.
This is also done for the serial case (foo -> bar), relaxing doesn't
affect insns written like this. */
if (prev_insn.insn) if (prev_insn.insn)
fill_insn (0); fill_insn (0);
@ -914,7 +917,8 @@ assemble_two_insns (str, str2, parallel_p)
as_warn (_("%s: output of 2nd instruction is the same as an input to 1st instruction - is this intentional ?"), str2); as_warn (_("%s: output of 2nd instruction is the same as an input to 1st instruction - is this intentional ?"), str2);
} }
if (!parallel_p || (errmsg = (char *) can_make_parallel (& first, & second)) == NULL) if (!parallel_p
|| (errmsg = (char *) can_make_parallel (& first, & second)) == NULL)
{ {
/* Get the fixups for the first instruction. */ /* Get the fixups for the first instruction. */
gas_cgen_swap_fixups (); gas_cgen_swap_fixups ();