espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-08-06 14:49:38 +08:00
Code Issues Packages Projects Releases Wiki Activity

2005-10-26 Paul Brook <paul@codesourcery.com>

Browse Source 
gas/
	* config/tc-arm.c (insns): Correct "sel" entry.
gas/testsuite/
	* gas/arm/archv6.d: Adjust expected output.
opcodes/
	* arm-dis.c (arm_opcodes): Correct "sel" entry.
This commit is contained in:
Paul Brook
2005-10-26 14:09:29 +00:00
parent 4d1bb7955a
commit f1022c90ad
6 changed files with 16 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
gas/testsuite/ChangeLog
View File

@ -1,3 +1,7 @@
2005-10-26 Paul Brook <paul@codesourcery.com>
* gas/arm/archv6.d: Adjust expected output.
2005-10-26 Jan Beulich <jbeulich@novell.com>
* gas/i386/intel.s: Replace register used in offset expression.

4
gas/testsuite/gas/arm/archv6.d
View File

@ -64,8 +64,8 @@ Disassembly of section .text:
0+0e0 <[^>]*> 16a42475 ? sxtabne r2, r4, r5, ROR #8
0+0e4 <[^>]*> e6142f37 ? saddaddx r2, r4, r7
0+0e8 <[^>]*> 16142f37 ? saddaddxne r2, r4, r7
0+0ec <[^>]*> e68210b3 ? sel r1, r2, r3
0+0f0 <[^>]*> 168210b3 ? selne r1, r2, r3
0+0ec <[^>]*> e6821fb3 ? sel r1, r2, r3
0+0f0 <[^>]*> 16821fb3 ? selne r1, r2, r3
0+0f4 <[^>]*> f1010200 ? setend be
0+0f8 <[^>]*> f1010000 ? setend le
0+0fc <[^>]*> e6342f17 ? shadd16 r2, r4, r7