espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-23 19:50:13 +08:00
Code Issues Packages Projects Releases Wiki Activity

sim: microblaze: fix build failure after opcodes update

Browse Source 
Commit 07774fccc3280323f43db9ed204f628503b34663 update the microblaze
opcodes table to avoid C++ collisions, but missed updating the sim.
That caused it to fail to build due to missing keywords.
This commit is contained in:
Mike Frysinger
2015-02-19 03:41:36 -05:00
parent cf18fda462
commit dfaf2c472c
2 changed files with 7 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
sim/microblaze/ChangeLog
View File

@ -1,3 +1,7 @@
2015-02-19 Mike Frysinger <vapier@gentoo.org>
* microblaze.isa: Add "microblaze_" prefix to "or", "and", and "xor".
2014-08-19 Alan Modra <amodra@gmail.com> 2014-08-19 Alan Modra <amodra@gmail.com>
* configure: Regenerate. * configure: Regenerate.

6
sim/microblaze/microblaze.isa
View File

@ -261,19 +261,19 @@ INSTRUCTION(ncput,
INST_TYPE_R1_IMM12, INST_TYPE_R1_IMM12,
PC += INST_SIZE) PC += INST_SIZE)
INSTRUCTION(or, INSTRUCTION(microblaze_or,
0x20, 0x20,
INST_TYPE_RD_RA_RB, INST_TYPE_RD_RA_RB,
RD = RA | RB; RD = RA | RB;
PC += INST_SIZE) PC += INST_SIZE)
INSTRUCTION(and, INSTRUCTION(microblaze_and,
0x21, 0x21,
INST_TYPE_RD_RA_RB, INST_TYPE_RD_RA_RB,
RD = RA & RB; RD = RA & RB;
PC += INST_SIZE) PC += INST_SIZE)
INSTRUCTION(xor, INSTRUCTION(microblaze_xor,
0x22, 0x22,
INST_TYPE_RD_RA_RB, INST_TYPE_RD_RA_RB,
RD = RA ^ RB; RD = RA ^ RB;