espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-26 13:56:22 +08:00
Code Issues Packages Projects Releases Wiki Activity

gas/

Browse Source 
* config/tc-ppc.c (md_show_usage): Add -mpwr4, -mpwr5, -mpwr5x,
	-mpwr6 and -mpwr7.

opcodes/
	* ppc-dis.c (ppc_opts): Add "pwr4", "pwr5", "pwr5x", "pwr6"
	and "pwr7".  Move "a2" into alphabetical order.
This commit is contained in:
Richard Sandiford
2010-02-10 19:59:07 +00:00
parent 45e481d13b
commit cdc51b0748
4 changed files with 37 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
gas/ChangeLog
View File

@ -1,3 +1,8 @@
2010-02-10 Richard Sandiford <r.sandiford@uk.ibm.com>
* config/tc-ppc.c (md_show_usage): Add -mpwr4, -mpwr5, -mpwr5x,
-mpwr6 and -mpwr7.
2010-02-09 Sterling Augustine <sterling@tensilica.com> 2010-02-09 Sterling Augustine <sterling@tensilica.com>
* config/tc-xtensa.c (RELAXED_LOOP_INSN_BYTES): New. * config/tc-xtensa.c (RELAXED_LOOP_INSN_BYTES): New.

9
gas/config/tc-ppc.c
View File

@ -1199,10 +1199,11 @@ PowerPC options:\n\
-mppc64bridge generate code for PowerPC 64, including bridge insns\n\ -mppc64bridge generate code for PowerPC 64, including bridge insns\n\
-mbooke generate code for 32-bit PowerPC BookE\n\ -mbooke generate code for 32-bit PowerPC BookE\n\
-ma2 generate code for A2 architecture\n\ -ma2 generate code for A2 architecture\n\
-mpower4 generate code for Power4 architecture\n\ -mpower4, -mpwr4 generate code for Power4 architecture\n\
-mpower5 generate code for Power5 architecture\n\ -mpower5, -mpwr5, -mpwr5x\n\
-mpower6 generate code for Power6 architecture\n\ generate code for Power5 architecture\n\
-mpower7 generate code for Power7 architecture\n\ -mpower6, -mpwr6 generate code for Power6 architecture\n\
-mpower7, -mpwr7 generate code for Power7 architecture\n\
-mcell generate code for Cell Broadband Engine architecture\n\ -mcell generate code for Cell Broadband Engine architecture\n\
-mcom generate code Power/PowerPC common instructions\n\ -mcom generate code Power/PowerPC common instructions\n\
-many generate code for any architecture (PWR/PWRX/PPC)\n")); -many generate code for any architecture (PWR/PWRX/PPC)\n"));

5
opcodes/ChangeLog
View File

@ -1,3 +1,8 @@
2010-02-10 Richard Sandiford <r.sandiford@uk.ibm.com>
* ppc-dis.c (ppc_opts): Add "pwr4", "pwr5", "pwr5x", "pwr6"
and "pwr7". Move "a2" into alphabetical order.
2010-02-08 Philipp Tomsich <philipp.tomsich@theobroma-systems.com> 2010-02-08 Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
* ppc-dis.c (ppc_opts): Add titan entry. * ppc-dis.c (ppc_opts): Add titan entry.

26
opcodes/ppc-dis.c
View File

@ -89,6 +89,10 @@ struct ppc_mopt ppc_opts[] = {
0 }, 0 },
{ "750cl", (PPC_OPCODE_PPC | PPC_OPCODE_PPCPS) { "750cl", (PPC_OPCODE_PPC | PPC_OPCODE_PPCPS)
, 0 }, , 0 },
{ "a2", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_ISEL
| PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 | PPC_OPCODE_CACHELCK
| PPC_OPCODE_64 | PPC_OPCODE_A2),
0 },
{ "altivec", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC), { "altivec", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC),
PPC_OPCODE_ALTIVEC }, PPC_OPCODE_ALTIVEC },
{ "any", 0, { "any", 0,
@ -150,16 +154,30 @@ struct ppc_mopt ppc_opts[] = {
{ "ppc64bridge", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64_BRIDGE { "ppc64bridge", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64_BRIDGE
| PPC_OPCODE_64), | PPC_OPCODE_64),
0 }, 0 },
{ "a2", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_ISEL
| PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 | PPC_OPCODE_CACHELCK
| PPC_OPCODE_64 | PPC_OPCODE_A2),
0 },
{ "ppcps", (PPC_OPCODE_PPC | PPC_OPCODE_PPCPS), { "ppcps", (PPC_OPCODE_PPC | PPC_OPCODE_PPCPS),
0 }, 0 },
{ "pwr", (PPC_OPCODE_POWER | PPC_OPCODE_32), { "pwr", (PPC_OPCODE_POWER | PPC_OPCODE_32),
0 }, 0 },
{ "pwr2", (PPC_OPCODE_POWER | PPC_OPCODE_POWER2 | PPC_OPCODE_32), { "pwr2", (PPC_OPCODE_POWER | PPC_OPCODE_POWER2 | PPC_OPCODE_32),
0 }, 0 },
{ "pwr4", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
| PPC_OPCODE_POWER4),
0 },
{ "pwr5", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
| PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5),
0 },
{ "pwr5x", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
| PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5),
0 },
{ "pwr6", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
| PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 | PPC_OPCODE_POWER6
| PPC_OPCODE_ALTIVEC),
0 },
{ "pwr7", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_ISEL
| PPC_OPCODE_64 | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5
| PPC_OPCODE_POWER6 | PPC_OPCODE_POWER7 | PPC_OPCODE_ALTIVEC
| PPC_OPCODE_VSX),
0 },
{ "pwrx", (PPC_OPCODE_POWER | PPC_OPCODE_POWER2 | PPC_OPCODE_32), { "pwrx", (PPC_OPCODE_POWER | PPC_OPCODE_POWER2 | PPC_OPCODE_32),
0 }, 0 },
{ "spe", (PPC_OPCODE_PPC | PPC_OPCODE_EFS), { "spe", (PPC_OPCODE_PPC | PPC_OPCODE_EFS),