espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-19 09:14:14 +08:00
Code Issues Packages Projects Releases Wiki Activity

MIPS/include: opcode/mips.h: Update stale comment for CODE20 operand

Browse Source 
Complement commit 1586d91e32ea ("/ 0 should send SIGFPE not SIGTRAP..."),
<https://sourceware.org/ml/binutils/2004-07/msg00260.html>, and update a
stale comment referring the 20-bit code field of the BREAK and SDBBP
instructions, by making it explicit that where permitted by choosing the
MIPS32 or a later ISA the whole field can now be set with a single
operand for the SDBBP instruction only.

	include/
	* opcode/mips.h: Update comment for MIPS32 CODE20 operand.
This commit is contained in:
Maciej W. Rozycki
2019-04-25 01:28:49 +01:00
parent f88dbe3f8a
commit cd0923370b
2 changed files with 6 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
include/ChangeLog
View File

@ -1,3 +1,7 @@
2019-04-25 Maciej W. Rozycki <macro@linux-mips.org>
* opcode/mips.h: Update comment for MIPS32 CODE20 operand.
2019-04-15 Sudakshina Das <sudi.das@arm.com> 2019-04-15 Sudakshina Das <sudi.das@arm.com>
* elf/arm.h (START_RELOC_NUMBERS): New entry for R_ARM_THM_BF12. * elf/arm.h (START_RELOC_NUMBERS): New entry for R_ARM_THM_BF12.

4
include/opcode/mips.h
View File

@ -56,8 +56,8 @@ extern "C" {
code field in BREAK is 20 bits; yet MIPS assemblers and debuggers code field in BREAK is 20 bits; yet MIPS assemblers and debuggers
only use ten bits). An optional two-operand form of break/sdbbp only use ten bits). An optional two-operand form of break/sdbbp
allows the lower ten bits to be set too, and MIPS32 and later allows the lower ten bits to be set too, and MIPS32 and later
architectures allow 20 bits to be set with a signal operand architectures allow 20 bits to be set with a single operand for
(using CODE20). the sdbbp instruction (using CODE20).
The syscall instruction uses CODE20. The syscall instruction uses CODE20.