espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-23 11:39:26 +08:00
Code Issues Packages Projects Releases Wiki Activity

sim: bfin: update AV and AC ASTAT bits with acc negation

Browse Source 
The Acc=-Acc insn can overflow or carry with edge values, so make sure
we update the ASTAT bits accordingly to match the hardware.  Also fix
a thinko where we always updated AC0 even when working with A1 regs.

Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
This commit is contained in:
Mike Frysinger
2011-03-24 03:12:16 +00:00
parent e4a861d14b
commit beb378a5f2
2 changed files with 14 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
sim/bfin/ChangeLog
View File

@ -1,3 +1,9 @@
2011-03-23 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32alu_0): Call saturate_s40_astat instead of
saturate_s40, and use the v parameter to update the AV bit. Set the
AC bit only when the final result is 0.
2011-03-23 Mike Frysinger <vapier@gentoo.org> 2011-03-23 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_sic.c (ENC, DEC_PIN, DEC_SIC): Define. * dv-bfin_sic.c (ENC, DEC_PIN, DEC_SIC): Define.

14
sim/bfin/bfin-sim.c
View File

@ -4431,24 +4431,26 @@ decode_dsp32alu_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1)
else if ((aop == 0 || aop == 1) && (HL == 0 || HL == 1) && aopcde == 14) else if ((aop == 0 || aop == 1) && (HL == 0 || HL == 1) && aopcde == 14)
{ {
bs40 src_acc = get_extended_acc (cpu, aop); bs40 src_acc = get_extended_acc (cpu, aop);
int v = 0;
TRACE_INSN (cpu, "A%i = - A%i;", HL, aop); TRACE_INSN (cpu, "A%i = - A%i;", HL, aop);
SET_AREG (HL, saturate_s40 (-src_acc)); SET_AREG (HL, saturate_s40_astat (-src_acc, &v));
SET_ASTATREG (az, AWREG (HL) == 0 && AXREG (HL) == 0); SET_ASTATREG (az, AWREG (HL) == 0 && AXREG (HL) == 0);
SET_ASTATREG (an, AXREG (HL) >> 7); SET_ASTATREG (an, AXREG (HL) >> 7);
SET_ASTATREG (ac0, src_acc == 0);
if (HL == 0) if (HL == 0)
{ {
SET_ASTATREG (av0, src_acc < 0); SET_ASTATREG (ac0, !src_acc);
if (ASTATREG (av0)) SET_ASTATREG (av0, v);
if (v)
SET_ASTATREG (av0s, 1); SET_ASTATREG (av0s, 1);
} }
else else
{ {
SET_ASTATREG (av1, src_acc < 0); SET_ASTATREG (ac1, !src_acc);
if (ASTATREG (av1)) SET_ASTATREG (av1, v);
if (v)
SET_ASTATREG (av1s, 1); SET_ASTATREG (av1s, 1);
} }
} }