espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-21 18:39:34 +08:00
Code Issues Packages Projects Releases Wiki Activity

* merge from internal tree

Browse Source 
2000-04-14  Gary Thomas  <gthomas@redhat.com>

	* v850.igen: Define 'br *' as illegal since this is the only
	way to provide a breakpoint on some v850 family processors.
This commit is contained in:
Frank Ch. Eigler
2000-05-08 23:07:39 +00:00
parent e245aa6b05
commit b9791fcdd6
2 changed files with 20 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
sim/v850/ChangeLog
View File

@ -1,3 +1,8 @@
2000-04-14 Gary Thomas <gthomas@redhat.com>
* v850.igen: Define 'br *' as illegal since this is the only
way to provide a breakpoint on some v850 family processors.
2000-03-24 Frank Ch. Eigler <fche@redhat.com> 2000-03-24 Frank Ch. Eigler <fche@redhat.com>
* v850.igen (ilgop): New insn pattern for four-byte breakpoints. * v850.igen (ilgop): New insn pattern for four-byte breakpoints.

13
sim/v850/v850.igen
View File

@ -144,10 +144,16 @@ rrrrr,110110,RRRRR + iiiiiiiiiiiiiiii:VI:::andi
ddddd,1011,ddd,cccc:III:::Bcond ddddd,1011,ddd,cccc:III:::Bcond
"b%s<cccc> <disp9>" "b%s<cccc> <disp9>"
{ {
int cond = condition_met (cccc); int cond;
if ((ddddd == 0x00) && (ddd == 0x00) && (cccc == 0x05)) {
// Special case - treat "br *" like illegal instruction
sim_engine_halt (SD, CPU, NULL, cia, sim_stopped, SIM_SIGTRAP);
} else {
cond = condition_met (cccc);
if (cond) if (cond)
nia = cia + disp9; nia = cia + disp9;
TRACE_BRANCH1 (cond); TRACE_BRANCH1 (cond);
}
} }
@ -1158,6 +1164,11 @@ rrrrr,110101,RRRRR + iiiiiiiiiiiiiiii:VI:::xori
sim_engine_halt (SD, CPU, NULL, cia, sim_stopped, SIM_SIGTRAP); sim_engine_halt (SD, CPU, NULL, cia, sim_stopped, SIM_SIGTRAP);
} }
// True illegal instruction
00000,111111,00000 + 00000,11111,100000:X:::ilgop
{
sim_engine_halt (SD, CPU, NULL, cia, sim_stopped, SIM_SIGTRAP);
}
// DIVHN // DIVHN