espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-27 14:39:09 +08:00
Code Issues Packages Projects Releases Wiki Activity

2007-09-14 H.J. Lu <hongjiu.lu@intel.com>

Browse Source 
* config/tc-i386.c (build_modrm_byte): Use (A || B) instead
	of (A || B) != 0.
This commit is contained in:
H.J. Lu
2007-09-14 20:05:28 +00:00
parent c0209578ea
commit b5016f899b
2 changed files with 12 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
gas/ChangeLog
View File

@ -1,3 +1,8 @@
2007-09-14 H.J. Lu <hongjiu.lu@intel.com>
* config/tc-i386.c (build_modrm_byte): Use (A || B) instead
of (A || B) != 0.
2007-09-14 H.J. Lu <hongjiu.lu@intel.com> 2007-09-14 H.J. Lu <hongjiu.lu@intel.com>
* config/tc-i386.c (build_modrm_byte): Adjust indentation. * config/tc-i386.c (build_modrm_byte): Adjust indentation.

14
gas/config/tc-i386.c
View File

@ -4373,7 +4373,7 @@ build_modrm_byte (void)
here, it looks to GAS as if this is a 2 operand instruction. */ here, it looks to GAS as if this is a 2 operand instruction. */
if ((i.tm.opcode_modifier.drex if ((i.tm.opcode_modifier.drex
|| i.tm.opcode_modifier.drexv || i.tm.opcode_modifier.drexv
|| i.tm.opcode_modifier.drexc) != 0 || i.tm.opcode_modifier.drexc)
&& i.reg_operands == 2) && i.reg_operands == 2)
{ {
const reg_entry *reg = i.op[i.drex.modrm_reg].regs; const reg_entry *reg = i.op[i.drex.modrm_reg].regs;
@ -4470,9 +4470,9 @@ build_modrm_byte (void)
/* This has been precalculated for SSE5 instructions /* This has been precalculated for SSE5 instructions
that have a DREX field earlier in process_drex. */ that have a DREX field earlier in process_drex. */
if ((i.tm.opcode_modifier.drex if (i.tm.opcode_modifier.drex
|| i.tm.opcode_modifier.drexv || i.tm.opcode_modifier.drexv
|| i.tm.opcode_modifier.drexc) != 0) || i.tm.opcode_modifier.drexc)
op = i.drex.modrm_regmem; op = i.drex.modrm_regmem;
else else
{ {
@ -4675,9 +4675,9 @@ build_modrm_byte (void)
/* This has been precalculated for SSE5 instructions /* This has been precalculated for SSE5 instructions
that have a DREX field earlier in process_drex. */ that have a DREX field earlier in process_drex. */
if ((i.tm.opcode_modifier.drex if (i.tm.opcode_modifier.drex
|| i.tm.opcode_modifier.drexv || i.tm.opcode_modifier.drexv
|| i.tm.opcode_modifier.drexc) != 0) || i.tm.opcode_modifier.drexc)
{ {
op = i.drex.modrm_reg; op = i.drex.modrm_reg;
i.rm.reg = i.op[op].regs->reg_num; i.rm.reg = i.op[op].regs->reg_num;