espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-20 09:58:19 +08:00
Code Issues Packages Projects Releases Wiki Activity

Delete MIPS_DEFAULT_FPU from config/mips/*.h

Browse Source
This commit is contained in:
Andrew Cagney
2000-06-08 04:51:10 +00:00
parent 1ba607adba
commit b0069a1775
8 changed files with 24 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
gdb/ChangeLog
View File

@ -1,3 +1,16 @@
Thu Jun 8 14:23:12 2000 Andrew Cagney <cagney@b1.cygnus.com>
* config/mips/tm-vr4xxxel.h, config/mips/tm-vr4xxx.h,
config/mips/tm-vr4100.h, config/mips/tm-tx39l.h,
config/mips/tm-tx39.h: Delete definition of
MIPS_DEFAULT_FPU. Enable multi-arch.
* mips-tdep.c: (mips_gdbarch_init): The bfd_mach_mips3900 has no
FPU.
* config/mips/tm-mips.h (MIPS_FPU_SINGLE_REGSIZE):
(MIPS_FPU_DOUBLE_REGSIZE): Move from here.
* mips-tdep.c: To here. Change to an enum.
Wed Jun 7 18:27:51 2000 Andrew Cagney <cagney@b1.cygnus.com> Wed Jun 7 18:27:51 2000 Andrew Cagney <cagney@b1.cygnus.com>
* configure.in (DEFAULT_BFD_ARCH, DEFAULT_BFD_VEC): Use config.bfd * configure.in (DEFAULT_BFD_ARCH, DEFAULT_BFD_VEC): Use config.bfd

5
gdb/config/mips/tm-mips.h
View File

@ -129,11 +129,6 @@ extern breakpoint_from_pc_fn mips_breakpoint_from_pc;
#define MIPS_REGSIZE 4 #define MIPS_REGSIZE 4
#endif #endif
/* The sizes of floating point registers. */
#define MIPS_FPU_SINGLE_REGSIZE 4
#define MIPS_FPU_DOUBLE_REGSIZE 8
/* Number of machine registers */ /* Number of machine registers */
#ifndef NUM_REGS #ifndef NUM_REGS

2
gdb/config/mips/tm-tx39.h
View File

@ -17,8 +17,8 @@
Foundation, Inc., 59 Temple Place - Suite 330, Foundation, Inc., 59 Temple Place - Suite 330,
Boston, MA 02111-1307, USA. */ Boston, MA 02111-1307, USA. */
#define GDB_MULTI_ARCH 1
#define MIPS_EABI 1 #define MIPS_EABI 1
#define MIPS_DEFAULT_FPU_TYPE MIPS_FPU_NONE
#include "mips/tm-bigmips.h" #include "mips/tm-bigmips.h"

2
gdb/config/mips/tm-tx39l.h
View File

@ -17,8 +17,8 @@
Foundation, Inc., 59 Temple Place - Suite 330, Foundation, Inc., 59 Temple Place - Suite 330,
Boston, MA 02111-1307, USA. */ Boston, MA 02111-1307, USA. */
#define GDB_MULTI_ARCH 1
#define MIPS_EABI 1 #define MIPS_EABI 1
#define MIPS_DEFAULT_FPU_TYPE MIPS_FPU_NONE
#include "mips/tm-mips.h" #include "mips/tm-mips.h"

1
gdb/config/mips/tm-vr4100.h
View File

@ -18,7 +18,6 @@
Boston, MA 02111-1307, USA. */ Boston, MA 02111-1307, USA. */
#define MIPS_EABI 1 #define MIPS_EABI 1
#define MIPS_DEFAULT_FPU_TYPE MIPS_FPU_NONE
#define TARGET_PTR_BIT 64 #define TARGET_PTR_BIT 64
#include "mips/tm-bigmips64.h" #include "mips/tm-bigmips64.h"

1
gdb/config/mips/tm-vr4xxx.h
View File

@ -18,6 +18,5 @@
Boston, MA 02111-1307, USA. */ Boston, MA 02111-1307, USA. */
#define GDB_MULTI_ARCH 1 #define GDB_MULTI_ARCH 1
#define MIPS_DEFAULT_FPU_TYPE MIPS_FPU_DOUBLE
#include "mips/tm-bigmips64.h" #include "mips/tm-bigmips64.h"

1
gdb/config/mips/tm-vr4xxxel.h
View File

@ -18,6 +18,5 @@
Boston, MA 02111-1307, USA. */ Boston, MA 02111-1307, USA. */
#define GDB_MULTI_ARCH 1 #define GDB_MULTI_ARCH 1
#define MIPS_DEFAULT_FPU_TYPE MIPS_FPU_DOUBLE
#include "mips/tm-mips64.h" #include "mips/tm-mips64.h"

9
gdb/mips-tdep.c
View File

@ -40,6 +40,14 @@
#include "elf-bfd.h" #include "elf-bfd.h"
/* The sizes of floating point registers. */
enum
{
MIPS_FPU_SINGLE_REGSIZE = 4,
MIPS_FPU_DOUBLE_REGSIZE = 8
};
/* All the possible MIPS ABIs. */ /* All the possible MIPS ABIs. */
enum mips_abi enum mips_abi
@ -4030,6 +4038,7 @@ mips_gdbarch_init (info, arches)
&& info.bfd_arch_info->arch == bfd_arch_mips) && info.bfd_arch_info->arch == bfd_arch_mips)
switch (info.bfd_arch_info->mach) switch (info.bfd_arch_info->mach)
{ {
case bfd_mach_mips3900:
case bfd_mach_mips4100: case bfd_mach_mips4100:
case bfd_mach_mips4111: case bfd_mach_mips4111:
tdep->mips_fpu_type = MIPS_FPU_NONE; tdep->mips_fpu_type = MIPS_FPU_NONE;