espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-08-06 14:49:38 +08:00
Code Issues Packages Projects Releases Wiki Activity

Clarify meaning of sim_signalled's SIGRC argument. Document that this

Browse Source 
isn't possible in sim-reason.c and just return the target SIGRC
instead.

For simulators that rely on sim-reason.c, replace SIG* with SIM_SIG*.

Hack nrun.c so that when it is executed (ARGV[0]) as `step' instead
of `run' it single steps the simulator.  Allows testing of single step
without full GDB.
This commit is contained in:
Andrew Cagney
1997-11-22 12:52:44 +00:00
parent 38639b1294
commit aaa11abe42
8 changed files with 40 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
sim/tic80/insns
View File

@ -22,12 +22,12 @@
// The following is called when ever an illegal instruction is encountered.
:internal::::illegal:
sim_io_eprintf (SD, "0x%lx: illegal instruction\n", (unsigned long) cia.ip);
sim_engine_halt (SD, CPU, NULL, cia, sim_signalled, SIGILL);
sim_engine_halt (SD, CPU, NULL, cia, sim_signalled, SIM_SIGILL);
// The following is called when ever an FP op is attempted with FPU disabled.
:internal::::fp_unavailable:
sim_io_eprintf (SD, "0x%lx: floating-point unavailable\n", (unsigned long) cia.ip);
sim_engine_halt (SD, CPU, NULL, cia, sim_signalled, SIGFPE);
sim_engine_halt (SD, CPU, NULL, cia, sim_signalled, SIM_SIGFPE);
// Handle a branch instruction
:function:::instruction_address:do_branch:int annul, address_word target, int rLink_p, unsigned32 *rLink
@ -1229,7 +1229,7 @@ void::function::do_trap:unsigned32 trap_number
}
break;
case 73:
sim_engine_halt (SD, CPU, NULL, cia, sim_stopped, SIGTRAP);
sim_engine_halt (SD, CPU, NULL, cia, sim_stopped, SIM_SIGTRAP);
/* Add a few traps for now to print the register state */
case 74: