espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-10-20 06:15:09 +08:00
Code Issues Packages Projects Releases Wiki Activity

aarch64: Add support for Cortex-A78C

Browse Source 
This patch adds support for -mcpu=cortex-a78c command line option.
For more information about this processor, see [0]:

[0] https://developer.arm.com/ip-products/processors/cortex-a/cortex-a78c
This commit is contained in:
Przemyslaw Wirkus
2020-11-23 10:03:36 +00:00
parent 199225823d
commit a3a02fe862
4 changed files with 18 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
gas/ChangeLog
View File

@ -1,3 +1,9 @@
2020-11-04 Przemyslaw Wirkus <przemyslaw.wirkus@arm.com>
* config/tc-aarch64.c (aarch64_cpus): Add Cortex-A78C.
* doc/c-aarch64.texi: Document -mcpu=cortex-a78c.
* doc/NEWS: Update news.
2020-11-19 Jozef Lawrynowicz <jozef.l@mittosystems.com> 2020-11-19 Jozef Lawrynowicz <jozef.l@mittosystems.com>
* testsuite/gas/elf/section22.d: Allow FreeBSD OSABI in readelf * testsuite/gas/elf/section22.d: Allow FreeBSD OSABI in readelf

3
gas/NEWS
View File

@ -11,7 +11,8 @@
* When setting the link order attribute of ELF sections, it is now possible to * When setting the link order attribute of ELF sections, it is now possible to
use a numeric section index instead of symbol name. use a numeric section index instead of symbol name.
* Add support for Cortex-A78, Cortex-A78AE and Cortex-X1 for AArch64 and ARM. * Add support for Cortex-A78, Cortex-A78AE, Cortex-A78C and Cortex-X1 for
AArch64 and ARM.
Add support for Cortex-R82, Neoverse V1, and Neoverse N2 for ARM. Add support for Cortex-R82, Neoverse V1, and Neoverse N2 for ARM.
* Add support for ETMv4 (Embedded Trace Macrocell), ETE (Embedded Trace * Add support for ETMv4 (Embedded Trace Macrocell), ETE (Embedded Trace

9
gas/config/tc-aarch64.c
View File

@ -9039,6 +9039,15 @@ static const struct aarch64_cpu_option_table aarch64_cpus[] = {
| AARCH64_FEATURE_SSBS | AARCH64_FEATURE_SSBS
| AARCH64_FEATURE_PROFILE), | AARCH64_FEATURE_PROFILE),
"Cortex-A78AE"}, "Cortex-A78AE"},
{"cortex-a78c", AARCH64_FEATURE (AARCH64_ARCH_V8_2,
AARCH64_FEATURE_DOTPROD
| AARCH64_FEATURE_F16
| AARCH64_FEATURE_FLAGM
| AARCH64_FEATURE_PAC
| AARCH64_FEATURE_PROFILE
| AARCH64_FEATURE_RCPC
| AARCH64_FEATURE_SSBS),
"Cortex-A78C"},
{"ares", AARCH64_FEATURE (AARCH64_ARCH_V8_2, {"ares", AARCH64_FEATURE (AARCH64_ARCH_V8_2,
AARCH64_FEATURE_RCPC | AARCH64_FEATURE_F16 AARCH64_FEATURE_RCPC | AARCH64_FEATURE_F16
| AARCH64_FEATURE_DOTPROD | AARCH64_FEATURE_DOTPROD

1
gas/doc/c-aarch64.texi
View File

@ -70,6 +70,7 @@ on the target processor. The following processor names are recognized:
@code{cortex-a77}, @code{cortex-a77},
@code{cortex-a78}, @code{cortex-a78},
@code{cortex-a78ae}, @code{cortex-a78ae},
@code{cortex-a78c},
@code{ares}, @code{ares},
@code{exynos-m1}, @code{exynos-m1},
@code{falkor}, @code{falkor},