espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-27 14:39:09 +08:00
Code Issues Packages Projects Releases Wiki Activity

Replace VEX2SOURCES with XOP2SOURCES.

Browse Source 
gas/

2009-12-15  H.J. Lu  <hongjiu.lu@intel.com>

	* config/tc-i386.c (build_modrm_byte): Check XOP2SOURCES
	instead VEX2SOURCES.

opcodes/

2009-12-15  H.J. Lu  <hongjiu.lu@intel.com>

	* i386-opc.h (VEX2SOURCES): Renamed to ...
	(XOP2SOURCES): This.
This commit is contained in:
H.J. Lu
2009-12-16 05:18:11 +00:00
parent 8cd7925b45
commit 8c43a48b28
4 changed files with 14 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
gas/ChangeLog
View File

@ -1,3 +1,8 @@
2009-12-15 H.J. Lu <hongjiu.lu@intel.com>
* config/tc-i386.c (build_modrm_byte): Check XOP2SOURCES
instead VEX2SOURCES.
2009-12-15 H.J. Lu <hongjiu.lu@intel.com> 2009-12-15 H.J. Lu <hongjiu.lu@intel.com>
* config/tc-i386.c (process_operands): Check vexsources * config/tc-i386.c (process_operands): Check vexsources

2
gas/config/tc-i386.c
View File

@ -5311,7 +5311,7 @@ build_modrm_byte (void)
else else
mem = ~0; mem = ~0;
if (i.tm.opcode_modifier.vexsources == VEX2SOURCES) if (i.tm.opcode_modifier.vexsources == XOP2SOURCES)
{ {
if (operand_type_check (i.types[0], imm)) if (operand_type_check (i.types[0], imm))
i.vex.register_specifier = NULL; i.vex.register_specifier = NULL;

5
opcodes/ChangeLog
View File

@ -1,3 +1,8 @@
2009-12-15 H.J. Lu <hongjiu.lu@intel.com>
* i386-opc.h (VEX2SOURCES): Renamed to ...
(XOP2SOURCES): This.
2009-12-15 H.J. Lu <hongjiu.lu@intel.com> 2009-12-15 H.J. Lu <hongjiu.lu@intel.com>
* i386-gen.c (opcode_modifiers): Remove Vex3Sources and * i386-gen.c (opcode_modifiers): Remove Vex3Sources and

6
opcodes/i386-opc.h
View File

@ -307,11 +307,11 @@ enum
/* insn has XOP 0x0A opcode prefix. */ /* insn has XOP 0x0A opcode prefix. */
XOP0A, XOP0A,
/* number of VEX source operands: /* number of VEX source operands:
0: < 2 source operands. 0: <= 2 source operands.
1: 2 source operands. 1: 2 XOP source operands.
2: 3 source operands. 2: 3 source operands.
*/ */
#define VEX2SOURCES 1 #define XOP2SOURCES 1
#define VEX3SOURCES 2 #define VEX3SOURCES 2
VexSources, VexSources,
/* instruction has VEX 8 bit imm */ /* instruction has VEX 8 bit imm */