espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-07-15 05:01:13 +08:00
Code Issues Packages Projects Releases Wiki Activity

* sim/m32r/hw-trap.ms: New testcase.

Browse Source
This commit is contained in:
Doug Evans
1998-07-01 22:57:07 +00:00
parent 54760676b2
commit 8686807e30
3 changed files with 36 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
sim/testsuite/ChangeLog
View File

@ -1,3 +1,7 @@
Wed Jul 1 15:57:54 1998 Doug Evans <devans@seba.cygnus.com>
* sim/m32r/hw-trap.ms: New testcase.
start-sanitize-sky start-sanitize-sky
Wed Jun 24 19:09:03 1998 Frank Ch. Eigler <fche@cygnus.com> Wed Jun 24 19:09:03 1998 Frank Ch. Eigler <fche@cygnus.com>

2
sim/testsuite/sim/m32r/.Sanitize
View File

@ -163,7 +163,7 @@ xor.cgs
xor3.cgs xor3.cgs
hello.ms hello.ms
hw-trap.ms
Things-to-lose: Things-to-lose:

31
sim/testsuite/sim/m32r/hw-trap.ms Normal file
View File

@ -0,0 +1,31 @@
# output: pass
# mach(): m32r m32rx
.include "testutils.inc"
start
; construct bra trap2_handler in trap 2 slot
ld24 r0,#bra_insn
ld r0,@r0
ld24 r1,#trap2_handler
addi r1,#-0x48 ; pc relative address from trap 2 slot to handler
srai r1,#2
or r0,r1
ld24 r2,#0x48 ; address of trap 2 slot
st r0,@r2
; perform trap
ldi r4,#0
trap #2
test_h_gr r4,42
pass
; trap 2 handler
trap2_handler:
ldi r4,#42
rte
bra_insn:
bra.l 0