espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-27 06:17:47 +08:00
Code Issues Packages Projects Releases Wiki Activity

x86: Rename match_reg_size to match_operand_size

Browse Source 
match_reg_size checks size for both memory and register operands.  This
patch renamed match_reg_size to match_operand_size and updated comments
for

commit 3ac21baa8498d3aa9951f79e2c3336d532eeff7b
Author: Jan Beulich <jbeulich@novell.com>
Date:   Mon Jul 16 08:19:21 2018 +0200

    x86: fix operand size checking

which added one argument to match_reg_size, match_simd_size and
match_mem_size.

	* config/tc-i386.c (match_reg_size): Renamed to ...
	(match_operand_size): This.  Update comments.
	(match_simd_size): Update comments.  Replace match_reg_size
	with match_operand_size.
	(match_mem_size): Likewise.
	(operand_size_match): Replace match_reg_size with
	match_operand_size.
This commit is contained in:
H.J. Lu
2018-07-20 12:47:25 -07:00
parent d5f4da5e33
commit 7a54636a02
2 changed files with 22 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
gas/ChangeLog
View File

@ -1,3 +1,13 @@
2018-07-20 H.J. Lu <hongjiu.lu@intel.com>
* config/tc-i386.c (match_reg_size): Renamed to ...
(match_operand_size): This. Update comments.
(match_simd_size): Update comments. Replace match_reg_size
with match_operand_size.
(match_mem_size): Likewise.
(operand_size_match): Replace match_reg_size with
match_operand_size.
2018-07-20 Chenghua Xu <paul.hua.gm@gmail.com> 2018-07-20 Chenghua Xu <paul.hua.gm@gmail.com>
Maciej W. Rozycki <macro@mips.com> Maciej W. Rozycki <macro@mips.com>

23
gas/config/tc-i386.c
View File

@ -1897,11 +1897,12 @@ operand_type_check (i386_operand_type t, enum operand_type c)
return 0; return 0;
} }
/* Return 1 if there is no conflict in 8bit/16bit/32bit/64bit/80bit on /* Return 1 if there is no conflict in 8bit/16bit/32bit/64bit/80bit size
operand J for instruction template T. */ between operand GIVEN and opeand WANTED for instruction template T. */
static INLINE int static INLINE int
match_reg_size (const insn_template *t, unsigned int wanted, unsigned int given) match_operand_size (const insn_template *t, unsigned int wanted,
unsigned int given)
{ {
return !((i.types[given].bitfield.byte return !((i.types[given].bitfield.byte
&& !t->operand_types[wanted].bitfield.byte) && !t->operand_types[wanted].bitfield.byte)
@ -1915,8 +1916,8 @@ match_reg_size (const insn_template *t, unsigned int wanted, unsigned int given)
&& !t->operand_types[wanted].bitfield.tbyte)); && !t->operand_types[wanted].bitfield.tbyte));
} }
/* Return 1 if there is no conflict in SIMD register on /* Return 1 if there is no conflict in SIMD register between operand GIVEN
operand J for instruction template T. */ and opeand WANTED for instruction template T. */
static INLINE int static INLINE int
match_simd_size (const insn_template *t, unsigned int wanted, unsigned int given) match_simd_size (const insn_template *t, unsigned int wanted, unsigned int given)
@ -1929,13 +1930,13 @@ match_simd_size (const insn_template *t, unsigned int wanted, unsigned int given
&& !t->operand_types[wanted].bitfield.zmmword)); && !t->operand_types[wanted].bitfield.zmmword));
} }
/* Return 1 if there is no conflict in any size on operand J for /* Return 1 if there is no conflict in any size between operand GIVEN
instruction template T. */ and opeand WANTED for instruction template T. */
static INLINE int static INLINE int
match_mem_size (const insn_template *t, unsigned int wanted, unsigned int given) match_mem_size (const insn_template *t, unsigned int wanted, unsigned int given)
{ {
return (match_reg_size (t, wanted, given) return (match_operand_size (t, wanted, given)
&& !((i.types[given].bitfield.unspecified && !((i.types[given].bitfield.unspecified
&& !i.broadcast && !i.broadcast
&& !t->operand_types[wanted].bitfield.unspecified) && !t->operand_types[wanted].bitfield.unspecified)
@ -1985,7 +1986,7 @@ operand_size_match (const insn_template *t)
continue; continue;
if (t->operand_types[j].bitfield.reg if (t->operand_types[j].bitfield.reg
&& !match_reg_size (t, j, j)) && !match_operand_size (t, j, j))
{ {
match = 0; match = 0;
break; break;
@ -1999,7 +2000,7 @@ operand_size_match (const insn_template *t)
} }
if (t->operand_types[j].bitfield.acc if (t->operand_types[j].bitfield.acc
&& (!match_reg_size (t, j, j) || !match_simd_size (t, j, j))) && (!match_operand_size (t, j, j) || !match_simd_size (t, j, j)))
{ {
match = 0; match = 0;
break; break;
@ -2027,7 +2028,7 @@ mismatch:
{ {
if ((t->operand_types[j].bitfield.reg if ((t->operand_types[j].bitfield.reg
|| t->operand_types[j].bitfield.acc) || t->operand_types[j].bitfield.acc)
&& !match_reg_size (t, j, !j)) && !match_operand_size (t, j, !j))
goto mismatch; goto mismatch;
if (i.types[!j].bitfield.mem if (i.types[!j].bitfield.mem