espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-24 12:23:31 +08:00
Code Issues Packages Projects Releases Wiki Activity

Sanitization fixes.

Browse Source
This commit is contained in:
Nick Clifton
1998-01-29 00:41:46 +00:00
parent ed29580469
commit 79420f9af9
1 changed files with 7 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
gas/config/tc-m32r.c
View File

@ -475,6 +475,7 @@ can_make_parallel (a, b)
m32r_insn * a; m32r_insn * a;
m32r_insn * b; m32r_insn * b;
{ {
/* start-sanitize-m32rx */
PIPE_ATTR a_pipe; PIPE_ATTR a_pipe;
PIPE_ATTR b_pipe; PIPE_ATTR b_pipe;
@ -495,6 +496,7 @@ can_make_parallel (a, b)
|| b_pipe == PIPE_O) || b_pipe == PIPE_O)
return "Instructions share the same execution pipeline"; return "Instructions share the same execution pipeline";
/* end-sanitize-m32rx */
if ( writes_to_dest_reg (a->insn) if ( writes_to_dest_reg (a->insn)
&& writes_to_dest_reg (b->insn) && writes_to_dest_reg (b->insn)
&& (get_dest_reg (a->fields) == get_dest_reg (b->fields))) && (get_dest_reg (a->fields) == get_dest_reg (b->fields)))
@ -561,7 +563,8 @@ assemble_parallel_insn (str, str2)
as_bad (errmsg); as_bad (errmsg);
return; return;
} }
/* start-sanitize-m32rx */
/* Check to see if this is an allowable parallel insn. */ /* Check to see if this is an allowable parallel insn. */
if (CGEN_INSN_ATTR (first.insn, CGEN_INSN_PIPE) == PIPE_NONE) if (CGEN_INSN_ATTR (first.insn, CGEN_INSN_PIPE) == PIPE_NONE)
{ {
@ -575,6 +578,7 @@ assemble_parallel_insn (str, str2)
as_bad ("instruction '%s' is for the M32RX only", str); as_bad ("instruction '%s' is for the M32RX only", str);
return; return;
} }
/* end-sanitize-m32rx */
*str2 = '|'; /* Restore the original assembly text, just in case it is needed. */ *str2 = '|'; /* Restore the original assembly text, just in case it is needed. */
str3 = str; /* Save the original string pointer. */ str3 = str; /* Save the original string pointer. */
@ -592,6 +596,7 @@ assemble_parallel_insn (str, str2)
return; return;
} }
/* start-sanitize-m32rx */
/* Check it. */ /* Check it. */
if (! enable_m32rx if (! enable_m32rx
&& CGEN_INSN_ATTR (second.insn, CGEN_INSN_MACH) == (1 << MACH_M32RX)) && CGEN_INSN_ATTR (second.insn, CGEN_INSN_MACH) == (1 << MACH_M32RX))
@ -609,6 +614,7 @@ assemble_parallel_insn (str, str2)
return; return;
} }
} }
/* end-sanitize-m32rx */
/* We assume that if the first instruction writes to a register that is /* We assume that if the first instruction writes to a register that is
read by the second instruction it is because the programmer intended read by the second instruction it is because the programmer intended