espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-29 08:24:05 +08:00
Code Issues Packages Projects Releases Wiki Activity

* ld-arm/arm-app-abs32.d: Convert to unified syntax.

Browse Source 
* ld-arm/arm-app.d: Likewise.
	* ld-arm/arm-lib-plt32.d: Likewise.
	* ld-arm/arm-lib.d: Likewise.
	* ld-arm/arm-static-app.d: Likewise.
	* ld-arm/armthumb-lib.d: Likewise.
	* ld-arm/mixed-app-v5.d: Likewise.
	* ld-arm/mixed-app.d: Likewise.
	* ld-arm/mixed-lib.d: Likewise.
This commit is contained in:
Richard Earnshaw
2007-04-21 19:44:40 +00:00
parent 37b37b2d7a
commit 743b2a1e9e
10 changed files with 48 additions and 36 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
ld/testsuite/ChangeLog
View File

@ -1,3 +1,15 @@
2007-04-21 Richard Earnshaw <rearnsha@arm.com>
* ld-arm/arm-app-abs32.d: Convert to unified syntax.
* ld-arm/arm-app.d: Likewise.
* ld-arm/arm-lib-plt32.d: Likewise.
* ld-arm/arm-lib.d: Likewise.
* ld-arm/arm-static-app.d: Likewise.
* ld-arm/armthumb-lib.d: Likewise.
* ld-arm/mixed-app-v5.d: Likewise.
* ld-arm/mixed-app.d: Likewise.
* ld-arm/mixed-lib.d: Likewise.
2007-04-18 Alan Modra <amodra@bigpond.net.au> 2007-04-18 Alan Modra <amodra@bigpond.net.au>
* ld-spu/ovl.lnk: Use OVERLAY keyword. * ld-spu/ovl.lnk: Use OVERLAY keyword.

6
ld/testsuite/ld-arm/arm-app-abs32.d
View File

@ -7,7 +7,7 @@ start address .*
Disassembly of section .plt: Disassembly of section .plt:
.* <.plt>: .* <.plt>:
.*: e52de004 str lr, \[sp, #-4\]! .*: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)
.*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10> .*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10>
.*: e08fe00e add lr, pc, lr .*: e08fe00e add lr, pc, lr
.*: e5bef008 ldr pc, \[lr, #8\]! .*: e5bef008 ldr pc, \[lr, #8\]!
@ -19,9 +19,9 @@ Disassembly of section .text:
.* <_start>: .* <_start>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: e59f0004 ldr r0, \[pc, #4\] ; .* <.text\+0x14> .*: e59f0004 ldr r0, \[pc, #4\] ; .* <.text\+0x14>
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.*: .* .* .*: .* .*

10
ld/testsuite/ld-arm/arm-app.d
View File

@ -7,7 +7,7 @@ start address 0x.*
Disassembly of section .plt: Disassembly of section .plt:
.* <.plt>: .* <.plt>:
.*: e52de004 str lr, \[sp, #-4\]! .*: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)
.*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10> .*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10>
.*: e08fe00e add lr, pc, lr .*: e08fe00e add lr, pc, lr
.*: e5bef008 ldr pc, \[lr, #8\]! .*: e5bef008 ldr pc, \[lr, #8\]!
@ -19,16 +19,16 @@ Disassembly of section .text:
.* <_start>: .* <_start>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: eb000001 bl .* <app_func> .*: eb000001 bl .* <app_func>
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.* <app_func>: .* <app_func>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: ebfffff4 bl .* <.text-0xc> .*: ebfffff4 bl .* <.text-0xc>
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.* <app_func2>: .* <app_func2>:

8
ld/testsuite/ld-arm/arm-lib-plt32.d
View File

@ -7,7 +7,7 @@ start address 0x.*
Disassembly of section .plt: Disassembly of section .plt:
.* <.plt>: .* <.plt>:
.*: e52de004 str lr, \[sp, #-4\]! .*: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)
.*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10> .*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10>
.*: e08fe00e add lr, pc, lr .*: e08fe00e add lr, pc, lr
.*: e5bef008 ldr pc, \[lr, #8\]! .*: e5bef008 ldr pc, \[lr, #8\]!
@ -19,9 +19,9 @@ Disassembly of section .text:
.* <lib_func1>: .* <lib_func1>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: ebfffff9 bl .* <.text-0xc> .*: ebfffff9 bl .* <\.text-0xc>
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.* <lib_func2>: .* <lib_func2>:

8
ld/testsuite/ld-arm/arm-lib.d
View File

@ -7,7 +7,7 @@ start address 0x.*
Disassembly of section .plt: Disassembly of section .plt:
.* <.plt>: .* <.plt>:
.*: e52de004 str lr, \[sp, #-4\]! .*: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)
.*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10> .*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10>
.*: e08fe00e add lr, pc, lr .*: e08fe00e add lr, pc, lr
.*: e5bef008 ldr pc, \[lr, #8\]! .*: e5bef008 ldr pc, \[lr, #8\]!
@ -19,9 +19,9 @@ Disassembly of section .text:
.* <lib_func1>: .* <lib_func1>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: ebfffff9 bl .* <.text-0xc> .*: ebfffff9 bl .* <\.text-0xc>
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.* <lib_func2>: .* <lib_func2>:

8
ld/testsuite/ld-arm/arm-static-app.d
View File

@ -8,16 +8,16 @@ Disassembly of section .text:
.* <_start>: .* <_start>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: eb000001 bl .* <app_func> .*: eb000001 bl .* <app_func>
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.* <app_func>: .* <app_func>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: eb000001 bl .* <app_func2> .*: eb000001 bl .* <app_func2>
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.* <app_func2>: .* <app_func2>:

6
ld/testsuite/ld-arm/armthumb-lib.d
View File

@ -7,7 +7,7 @@ start address 0x.*
Disassembly of section .plt: Disassembly of section .plt:
.* <.plt>: .* <.plt>:
.*: e52de004 str lr, \[sp, #-4\]! .*: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)
.*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10> .*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10>
.*: e08fe00e add lr, pc, lr .*: e08fe00e add lr, pc, lr
.*: e5bef008 ldr pc, \[lr, #8\]! .*: e5bef008 ldr pc, \[lr, #8\]!
@ -19,9 +19,9 @@ Disassembly of section .text:
.* <lib_func1>: .* <lib_func1>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: ebfffff. bl .* <.text-0x..?> .*: ebfffff. bl .* <.text-0x..?>
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)

10
ld/testsuite/ld-arm/mixed-app-v5.d
View File

@ -7,7 +7,7 @@ start address 0x.*
Disassembly of section .plt: Disassembly of section .plt:
.* <.plt>: .* <.plt>:
.*: e52de004 str lr, \[sp, #-4\]! .*: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)
.*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10> .*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10>
.*: e08fe00e add lr, pc, lr .*: e08fe00e add lr, pc, lr
.*: e5bef008 ldr pc, \[lr, #8\]! .*: e5bef008 ldr pc, \[lr, #8\]!
@ -22,9 +22,9 @@ Disassembly of section .text:
.* <_start>: .* <_start>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: eb000004 bl .* <app_func> .*: eb000004 bl .* <app_func>
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)
@ -32,9 +32,9 @@ Disassembly of section .text:
.* <app_func>: .* <app_func>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: ebfffff. bl .* .*: ebfffff. bl .*
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)

10
ld/testsuite/ld-arm/mixed-app.d
View File

@ -7,7 +7,7 @@ start address 0x.*
Disassembly of section .plt: Disassembly of section .plt:
.* <.plt>: .* <.plt>:
.*: e52de004 str lr, \[sp, #-4\]! .*: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)
.*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10> .*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10>
.*: e08fe00e add lr, pc, lr .*: e08fe00e add lr, pc, lr
.*: e5bef008 ldr pc, \[lr, #8\]! .*: e5bef008 ldr pc, \[lr, #8\]!
@ -24,9 +24,9 @@ Disassembly of section .text:
.* <_start>: .* <_start>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: eb000004 bl .* <app_func> .*: eb000004 bl .* <app_func>
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)
@ -34,9 +34,9 @@ Disassembly of section .text:
.* <app_func>: .* <app_func>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: ebffff.. bl .* .*: ebffff.. bl .*
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)

6
ld/testsuite/ld-arm/mixed-lib.d
View File

@ -7,7 +7,7 @@ start address 0x.*
Disassembly of section .plt: Disassembly of section .plt:
.* <.plt>: .* <.plt>:
.*: e52de004 str lr, \[sp, #-4\]! .*: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)
.*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10> .*: e59fe004 ldr lr, \[pc, #4\] ; .* <\.plt\+0x10>
.*: e08fe00e add lr, pc, lr .*: e08fe00e add lr, pc, lr
.*: e5bef008 ldr pc, \[lr, #8\]! .*: e5bef008 ldr pc, \[lr, #8\]!
@ -19,9 +19,9 @@ Disassembly of section .text:
.* <lib_func1>: .* <lib_func1>:
.*: e1a0c00d mov ip, sp .*: e1a0c00d mov ip, sp
.*: e92dd800 stmdb sp!, {fp, ip, lr, pc} .*: e92dd800 push {fp, ip, lr, pc}
.*: ebfffff. bl .* <.text-0x..?> .*: ebfffff. bl .* <.text-0x..?>
.*: e89d6800 ldmia sp, {fp, sp, lr} .*: e89d6800 ldm sp, {fp, sp, lr}
.*: e12fff1e bx lr .*: e12fff1e bx lr
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)
.*: e1a00000 nop \(mov r0,r0\) .*: e1a00000 nop \(mov r0,r0\)