mirror of
https://github.com/espressif/binutils-gdb.git
synced 2025-06-24 04:00:07 +08:00
x86: simplify check_byte_reg()
With the introduction of what right now is the very first conditional in the function's loop (commit dc821c5f9ae5 ["x86: replace Reg8, Reg16, Reg32, and Reg64"]), the last if() in the same loop has become pointless - retain just its body.
This commit is contained in:
@ -1,3 +1,8 @@
|
|||||||
|
2020-06-08 Jan Beulich <jbeulich@suse.com>
|
||||||
|
|
||||||
|
* config/tc-i386.c (check_byte_reg): Drop dead conditional
|
||||||
|
around as_bad().
|
||||||
|
|
||||||
2020-06-08 Jan Beulich <jbeulich@suse.com>
|
2020-06-08 Jan Beulich <jbeulich@suse.com>
|
||||||
|
|
||||||
* config/tc-i386.c (check_register): Split RegTR handling, to
|
* config/tc-i386.c (check_register): Split RegTR handling, to
|
||||||
|
@ -7132,22 +7132,11 @@ check_byte_reg (void)
|
|||||||
continue;
|
continue;
|
||||||
|
|
||||||
/* Any other register is bad. */
|
/* Any other register is bad. */
|
||||||
if (i.types[op].bitfield.class == Reg
|
|
||||||
|| i.types[op].bitfield.class == RegMMX
|
|
||||||
|| i.types[op].bitfield.class == RegSIMD
|
|
||||||
|| i.types[op].bitfield.class == SReg
|
|
||||||
|| i.types[op].bitfield.class == RegCR
|
|
||||||
|| i.types[op].bitfield.class == RegDR
|
|
||||||
|| i.types[op].bitfield.class == RegTR)
|
|
||||||
{
|
|
||||||
as_bad (_("`%s%s' not allowed with `%s%c'"),
|
as_bad (_("`%s%s' not allowed with `%s%c'"),
|
||||||
register_prefix,
|
register_prefix, i.op[op].regs->reg_name,
|
||||||
i.op[op].regs->reg_name,
|
i.tm.name, i.suffix);
|
||||||
i.tm.name,
|
|
||||||
i.suffix);
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
}
|
|
||||||
return 1;
|
return 1;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
Reference in New Issue
Block a user