espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-24 12:23:31 +08:00
Code Issues Packages Projects Releases Wiki Activity

config/tc-mips.c (md_begin): Replace the TARGET_CPU value

Browse Source 
of mipsr3900 with mipstx39.

config/tc-mips.c (mips_ip): Don't print the 'opcode requires
-mipsXX message' if the insn isn't an ISA insn.
This commit is contained in:
Gavin Romig-Koch
1997-10-08 04:17:08 +00:00
parent f2b3001251
commit 6fd819cfff
2 changed files with 14 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
gas/ChangeLog
View File

@ -1,3 +1,11 @@
Wed Oct 8 00:04:05 1997 Gavin Koch <gavin@cygnus.com>
* config/tc-mips.c (md_begin): Replace the TARGET_CPU value
of mipsr3900 with mipstx39.
* config/tc-mips.c (mips_ip): Don't print the 'opcode requires
-mipsXX message' if the insn isn't an ISA insn.
Tue Oct 7 12:48:30 1997 Doug Evans <dje@canuck.cygnus.com> Tue Oct 7 12:48:30 1997 Doug Evans <dje@canuck.cygnus.com>
* config/tc-sparc.h (TARGET_FORMAT support): Moved to tc-sparc.c. * config/tc-sparc.h (TARGET_FORMAT support): Moved to tc-sparc.c.

9
gas/config/tc-mips.c
View File

@ -104,7 +104,9 @@ static char *mips_regmask_frag;
extern int target_big_endian; extern int target_big_endian;
/* 1 is we should use the 64 bit MIPS ELF ABI, 0 if we should use the /* 1 is we should use the 64 bit MIPS ELF ABI, 0 if we should use the
32 bit ABI. This has no meaning for ECOFF. */ 32 bit ABI. This has no meaning for ECOFF.
Note that the default is always 32 bit, even if "configured" for
64 bit [e.g. --target=mips64-elf]. */
static int mips_64; static int mips_64;
/* The default target format to use. */ /* The default target format to use. */
@ -804,7 +806,7 @@ md_begin ()
mips_cpu = 3000; mips_cpu = 3000;
} }
else if (strcmp (cpu, "r3900") == 0 else if (strcmp (cpu, "r3900") == 0
|| strcmp (cpu, "mipsr3900") == 0 || strcmp (cpu, "mipstx39") == 0
/* start-sanitize-tx19 */ /* start-sanitize-tx19 */
|| strcmp (cpu, "r1900") == 0 || strcmp (cpu, "r1900") == 0
|| strcmp (cpu, "mipstx19") == 0 || strcmp (cpu, "mipstx19") == 0
@ -6618,7 +6620,8 @@ mips_ip (str, ip)
++insn; ++insn;
continue; continue;
} }
if (insn_isa <= mips_opts.isa) if (insn_isa == 15
|| insn_isa <= mips_opts.isa)
insn_error = "opcode not supported on this processor"; insn_error = "opcode not supported on this processor";
else else
{ {