espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-23 03:29:47 +08:00
Code Issues Packages Projects Releases Wiki Activity

* config/tc-mips.c (MF_HILO_INSN): Define.

Browse Source 
(mips_7000_hilo_fix): Declare.
           (append_insn): Conditionally insert nops after an mfhi/mflo insn.
           (md_parse_option): Check for 7000_HILO_FIX options.
           (OPTION_M7000_HILO_FIX): Define.
           (OPTION_NO_M7000_HILO_FIX): Define.
           * doc/c-mips.texi (-mfix7000): Describe.
This commit is contained in:
Catherine Moore
2000-02-21 20:00:33 +00:00
parent 750334d754
commit 6b76fefe3b
3 changed files with 67 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
gas/ChangeLog
View File

@ -1,3 +1,13 @@
2000-02-21 Catherine Moore <clm@cygnus.com>
* config/tc-mips.c (MF_HILO_INSN): Define.
(mips_7000_hilo_fix): Declare.
(append_insn): Conditionally insert nops after an mfhi/mflo insn.
(md_parse_option): Check for 7000_HILO_FIX options.
(OPTION_M7000_HILO_FIX): Define.
(OPTION_NO_M7000_HILO_FIX): Define.
* doc/c-mips.texi (-mfix7000): Describe.
2000-02-21 Alan Modra <alan@spri.levels.unisa.edu.au> 2000-02-21 Alan Modra <alan@spri.levels.unisa.edu.au>
* listing.c (print_lines): Remove unused variable `end'. * listing.c (print_lines): Remove unused variable `end'.

52
gas/config/tc-mips.c
View File

@ -265,6 +265,10 @@ static int mips_32bitmode = 0;
#define cop_interlocks (mips_cpu == 4300 \ #define cop_interlocks (mips_cpu == 4300 \
) )
/* Is this a mfhi or mflo instruction? */
#define MF_HILO_INSN(PINFO) \
((PINFO & INSN_READ_HI) || (PINFO & INSN_READ_LO))
/* MIPS PIC level. */ /* MIPS PIC level. */
enum mips_pic_level enum mips_pic_level
@ -300,6 +304,10 @@ static int mips_trap;
static int mips_any_noreorder; static int mips_any_noreorder;
/* Non-zero if nops should be inserted when the register referenced in
an mfhi/mflo instruction is read in the next two instructions. */
static int mips_7000_hilo_fix;
/* The size of the small data section. */ /* The size of the small data section. */
static int g_switch_value = 8; static int g_switch_value = 8;
/* Whether the -G option was used. */ /* Whether the -G option was used. */
@ -1551,6 +1559,37 @@ append_insn (place, ip, address_expr, reloc_type, unmatched_hi)
|| (pinfo & INSN_READ_COND_CODE)) || (pinfo & INSN_READ_COND_CODE))
++nops; ++nops;
} }
/* If we're fixing up mfhi/mflo for the r7000 and the
previous insn was an mfhi/mflo and the current insn
reads the register that the mfhi/mflo wrote to, then
insert two nops. */
else if (mips_7000_hilo_fix
&& MF_HILO_INSN (prev_pinfo)
&& insn_uses_reg (ip, ((prev_insn.insn_opcode >> OP_SH_RD)
& OP_MASK_RD),
MIPS_GR_REG))
{
nops += 2;
}
/* If we're fixing up mfhi/mflo for the r7000 and the
2nd previous insn was an mfhi/mflo and the current insn
reads the register that the mfhi/mflo wrote to, then
insert one nop. */
else if (mips_7000_hilo_fix
&& MF_HILO_INSN (prev_prev_insn.insn_opcode)
&& insn_uses_reg (ip, ((prev_prev_insn.insn_opcode >> OP_SH_RD)
& OP_MASK_RD),
MIPS_GR_REG))
{
nops += 1;
}
else if (prev_pinfo & INSN_READ_LO) else if (prev_pinfo & INSN_READ_LO)
{ {
/* The previous instruction reads the LO register; if the /* The previous instruction reads the LO register; if the
@ -8802,6 +8841,11 @@ struct option md_longopts[] = {
#define OPTION_MABI (OPTION_MD_BASE + 38) #define OPTION_MABI (OPTION_MD_BASE + 38)
{"mabi", required_argument, NULL, OPTION_MABI}, {"mabi", required_argument, NULL, OPTION_MABI},
#define OPTION_M7000_HILO_FIX (OPTION_MD_BASE + 39)
{"mfix7000", no_argument, NULL, OPTION_M7000_HILO_FIX},
#define OPTION_NO_M7000_HILO_FIX (OPTION_MD_BASE + 40)
{"no-fix-7000", no_argument, NULL, OPTION_NO_M7000_HILO_FIX},
#define OPTION_CALL_SHARED (OPTION_MD_BASE + 7) #define OPTION_CALL_SHARED (OPTION_MD_BASE + 7)
#define OPTION_NON_SHARED (OPTION_MD_BASE + 8) #define OPTION_NON_SHARED (OPTION_MD_BASE + 8)
#define OPTION_XGOT (OPTION_MD_BASE + 19) #define OPTION_XGOT (OPTION_MD_BASE + 19)
@ -9126,6 +9170,14 @@ md_parse_option (c, arg)
mips_abi_string = arg; mips_abi_string = arg;
break; break;
case OPTION_M7000_HILO_FIX:
mips_7000_hilo_fix = true;
break;
case OPTION_NO_M7000_HILO_FIX:
mips_7000_hilo_fix = false;
break;
default: default:
return 0; return 0;
} }

5
gas/doc/c-mips.texi
View File

@ -73,6 +73,11 @@ Generate code for the MIPS 16 processor. This is equivalent to putting
@samp{.set mips16} at the start of the assembly file. @samp{-no-mips16} @samp{.set mips16} at the start of the assembly file. @samp{-no-mips16}
turns off this option. turns off this option.
@item -mfix7000
@itemx -no-mfix7000
Cause nops to be inserted if the read of the destination register
of an mfhi or mflo instruction occurs in the following two instructions.
@item -m4010 @item -m4010
@itemx -no-m4010 @itemx -no-m4010
Generate code for the LSI @sc{r4010} chip. This tells the assembler to Generate code for the LSI @sc{r4010} chip. This tells the assembler to