espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-20 01:50:24 +08:00
Code Issues Packages Projects Releases Wiki Activity

MIPS16: Remove unused `>' operand code

Browse Source 
This code has never been used throughout the repository history, and
likely not before either, as due to the assymetry of MIPS16 instruction
set encoding there are no 32-bit shift operations having their immediate
shift count placed in the position of the usual `rx' instruction field.

	gas/
	* config/tc-mips.c (mips16_macro_build) <'>'>: Remove case.

	include/
	* opcode/mips.h: Remove references to `>' operand code.

	opcodes/
	* mips16-opc.c (decode_mips16_operand) <'>'>: Remove cases.
This commit is contained in:
Maciej W. Rozycki
2016-12-09 23:11:40 +00:00
parent f17ecb4bac
commit 64c1118340
6 changed files with 13 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
include/opcode/mips.h
View File

@ -1809,7 +1809,6 @@ extern int bfd_mips_num_opcodes;
The remaining codes may be extended. Except as otherwise noted,
the full extended operand is a 16 bit signed value.
"<" 3 bit unsigned shift count * 0 (MIPS16OP_*_RZ) (full 5 bit unsigned)
">" 3 bit unsigned shift count * 0 (MIPS16OP_*_RX) (full 5 bit unsigned)
"[" 3 bit unsigned shift count * 0 (MIPS16OP_*_RZ) (full 6 bit unsigned)
"]" 3 bit unsigned shift count * 0 (MIPS16OP_*_RX) (full 6 bit unsigned)
"4" 4 bit signed immediate * 0 (MIPS16OP_*_IMM4) (full 15 bit signed)
@ -1834,7 +1833,7 @@ extern int bfd_mips_num_opcodes;
Characters used so far, for quick reference when adding more:
" 456 8 0"
"[]<>"
"[]<"
"ABCDE HI KLM P RS UVWXYZ"
"a e ijklm pq vwxyz"
*/