espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-09-23 14:14:56 +08:00
Code Issues Packages Projects Releases Wiki Activity

* h8300-dis.c (bfd_h8_disassemble): "abs" is implicitly two

Browse Source 
if the next arg is marked with SRC_IN_DST.  Gross.
Gross hack so that shift-by-two insns are disassembled correctly.
This commit is contained in:
Jeff Law
1996-07-11 18:46:41 +00:00
parent b3ef936e6b
commit 52aa53362e
2 changed files with 8 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
opcodes/ChangeLog
View File

@ -1,5 +1,8 @@
Thu Jul 11 11:58:44 1996 Jeffrey A Law (law@cygnus.com) Thu Jul 11 11:58:44 1996 Jeffrey A Law (law@cygnus.com)
* h8300-dis.c (bfd_h8_disassemble): "abs" is implicitly two
if the next arg is marked with SRC_IN_DST. Gross.
* h8300-dis.c (bfd_h8_disassemble): Print "exr" when * h8300-dis.c (bfd_h8_disassemble): Print "exr" when
we're looking for and find EXR. we're looking for and find EXR.

4
opcodes/h8300-dis.c
View File

@ -287,6 +287,10 @@ bfd_h8_disassemble (addr, info, mode)
} }
else if (x & (IMM|KBIT|DBIT)) else if (x & (IMM|KBIT|DBIT))
{ {
/* Bletch. For shal #2,er0 and friends. */
if (*(args+1) & SRC_IN_DST)
abs = 2;
fprintf (stream, "#0x%x", (unsigned) abs); fprintf (stream, "#0x%x", (unsigned) abs);
} }
else if (x & REG) else if (x & REG)