mirror of
https://github.com/espressif/binutils-gdb.git
synced 2025-06-17 07:53:51 +08:00
Remove high bit set characters
gas/ * doc/c-lm32.texi: Fix chars with high bit set. * testsuite/gas/bfin/vector2.s: Likewise. gold/ * arm.cc: Fix comment chars with high bit set. include/ * coff/pe.h: Fix comment chars with high bit set. * opcode/xgate.h: Likewise. ld/ * testsuite/ld-scripts/sysroot-prefix.exp: Fix chars with high bit set.
This commit is contained in:
@ -29,14 +29,14 @@
|
||||
#define XGATE_C_BIT 0x01 /* XGC - Carry Flag */
|
||||
|
||||
/* Access Detail Notation
|
||||
V — Vector fetch: always an aligned word read, lasts for at least one RISC core cycle
|
||||
P — Program word fetch: always an aligned word read, lasts for at least one RISC core cycle
|
||||
r — 8-bit data read: lasts for at least one RISC core cycle
|
||||
R — 16-bit data read: lasts for at least one RISC core cycle
|
||||
w — 8-bit data write: lasts for at least one RISC core cycle
|
||||
W — 16-bit data write: lasts for at least one RISC core cycle
|
||||
A — Alignment cycle: no read or write, lasts for zero or one RISC core cycles
|
||||
f — Free cycle: no read or write, lasts for one RISC core cycles. */
|
||||
V - Vector fetch: always an aligned word read, lasts for at least one RISC core cycle
|
||||
P - Program word fetch: always an aligned word read, lasts for at least one RISC core cycle
|
||||
r - 8-bit data read: lasts for at least one RISC core cycle
|
||||
R - 16-bit data read: lasts for at least one RISC core cycle
|
||||
w - 8-bit data write: lasts for at least one RISC core cycle
|
||||
W - 16-bit data write: lasts for at least one RISC core cycle
|
||||
A - Alignment cycle: no read or write, lasts for zero or one RISC core cycles
|
||||
f - Free cycle: no read or write, lasts for one RISC core cycles. */
|
||||
#define XGATE_CYCLE_V 0x01
|
||||
#define XGATE_CYCLE_P 0x02
|
||||
#define XGATE_CYCLE_r 0x04
|
||||
|
Reference in New Issue
Block a user