espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-19 09:14:14 +08:00
Code Issues Packages Projects Releases Wiki Activity

MIPS/include: opcode/mips.h: Correct INSN_CHIP_MASK

Browse Source 
Complement commit e407c74b5b60 ("Support for MIPS R5900 (Sony Playstation
2)"), <https://sourceware.org/ml/binutils/2012-12/msg00240.html>, and
commit 2c62985659da ("MIPS: Add Octeon 3 support") and update the chip
mask accordingly.

	include/
	* opcode/mips.h (INSN_CHIP_MASK): Update according to bit use.
This commit is contained in:
Maciej W. Rozycki
2016-12-07 03:12:50 +00:00
parent 5f5c6e032e
commit 4b0781150f
2 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
include/ChangeLog
View File

@ -1,3 +1,7 @@
2016-12-07 Maciej W. Rozycki <macro@imgtec.com>
* opcode/mips.h (INSN_CHIP_MASK): Update according to bit use.
2016-12-07 Maciej W. Rozycki <macro@imgtec.com> 2016-12-07 Maciej W. Rozycki <macro@imgtec.com>
* opcode/mips.h (ASE_DSPR3): Add a comment. * opcode/mips.h (ASE_DSPR3): Add a comment.

2
include/opcode/mips.h
View File

@ -1194,7 +1194,7 @@ static const unsigned int mips_isa_table[] = {
#undef ISAF #undef ISAF
/* Masks used for Chip specific instructions. */ /* Masks used for Chip specific instructions. */
#define INSN_CHIP_MASK 0xc3ff0f20 #define INSN_CHIP_MASK 0xc3ff4f60
/* Cavium Networks Octeon instructions. */ /* Cavium Networks Octeon instructions. */
#define INSN_OCTEON 0x00000800 #define INSN_OCTEON 0x00000800