espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-08-06 14:49:38 +08:00
Code Issues Packages Projects Releases Wiki Activity

Replace StrongARM property with v4 and v5 properties.

Browse Source
This commit is contained in:
Nick Clifton
2000-09-15 23:55:50 +00:00
parent f7c9d7b698
commit 3943c96b07
6 changed files with 115 additions and 86 deletions
Download Patch File Download Diff File Expand all files Collapse all files

32
sim/arm/armemu.h
View File

@ -230,15 +230,29 @@ extern ARMword isize;
#define RESUME 8
#define NORMALCYCLE state->NextInstr = 0
#define BUSUSEDN state->NextInstr |= 1 /* the next fetch will be an N cycle */
#define BUSUSEDINCPCS do { if (! state->is_StrongARM) { \
state->Reg[15] += isize ; /* a standard PC inc and an S cycle */ \
state->NextInstr = (state->NextInstr & 0xff) | 2; \
} } while (0)
#define BUSUSEDINCPCN do { if (state->is_StrongARM) BUSUSEDN; else { \
state->Reg[15] += isize ; /* a standard PC inc and an N cycle */ \
state->NextInstr |= 3; \
} } while (0)
#define BUSUSEDN state->NextInstr |= 1 /* The next fetch will be an N cycle. */
#define BUSUSEDINCPCS \
do \
{ \
if (! state->is_v4) \
{ \
state->Reg[15] += isize ; /* A standard PC inc and an S cycle. */ \
state->NextInstr = (state->NextInstr & 0xff) | 2; \
} \
} \
while (0)
#define BUSUSEDINCPCN \
do \
{ \
if (state->is_v4) \
BUSUSEDN; \
else \
{ \
state->Reg[15] += isize ; /* A standard PC inc and an N cycle. */ \
state->NextInstr |= 3; \
} \
} \
while (0)
#define INCPC state->Reg[15] += isize ; /* a standard PC inc */ \
state->NextInstr |= 2
#define FLUSHPIPE state->NextInstr |= PRIMEPIPE