espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-10-19 13:53:29 +08:00
Code Issues Packages Projects Releases Wiki Activity

* mips-linux-tdep.c (mips_linux_o32_sigframe_init): Adjust

Browse Source 
big-endian correction code to not offset 32-bit registers.
	Locate floating point registers correctly.
This commit is contained in:
Daniel Jacobowitz
2005-04-02 22:59:34 +00:00
parent a8f24a3552
commit 37c4d19728
2 changed files with 34 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
gdb/ChangeLog
View File

@ -1,3 +1,9 @@
2005-04-02 Daniel Jacobowitz <dan@codesourcery.com>
* mips-linux-tdep.c (mips_linux_o32_sigframe_init): Adjust
big-endian correction code to not offset 32-bit registers.
Locate floating point registers correctly.
2005-04-02 Mark Kettenis <kettenis@gnu.org> 2005-04-02 Mark Kettenis <kettenis@gnu.org>
* main.c: Update copyright year. * main.c: Update copyright year.

39
gdb/mips-linux-tdep.c
View File

@ -1,6 +1,6 @@
/* Target-dependent code for GNU/Linux on MIPS processors. /* Target-dependent code for GNU/Linux on MIPS processors.
Copyright 2001, 2002, 2004 Free Software Foundation, Inc. Copyright 2001, 2002, 2004, 2005 Free Software Foundation, Inc.
This file is part of GDB. This file is part of GDB.
@ -976,6 +976,7 @@ mips_linux_o32_sigframe_init (const struct tramp_frame *self,
int ireg, reg_position; int ireg, reg_position;
CORE_ADDR sigcontext_base = func - SIGFRAME_CODE_OFFSET; CORE_ADDR sigcontext_base = func - SIGFRAME_CODE_OFFSET;
const struct mips_regnum *regs = mips_regnum (current_gdbarch); const struct mips_regnum *regs = mips_regnum (current_gdbarch);
CORE_ADDR regs_base;
if (self == &mips_linux_o32_sigframe) if (self == &mips_linux_o32_sigframe)
sigcontext_base += SIGFRAME_SIGCONTEXT_OFFSET; sigcontext_base += SIGFRAME_SIGCONTEXT_OFFSET;
@ -985,36 +986,52 @@ mips_linux_o32_sigframe_init (const struct tramp_frame *self,
/* I'm not proud of this hack. Eventually we will have the /* I'm not proud of this hack. Eventually we will have the
infrastructure to indicate the size of saved registers on a infrastructure to indicate the size of saved registers on a
per-frame basis, but right now we don't; the kernel saves eight per-frame basis, but right now we don't; the kernel saves eight
bytes but we only want four. */ bytes but we only want four. Use regs_base to access any
64-bit fields. */
if (TARGET_BYTE_ORDER == BFD_ENDIAN_BIG) if (TARGET_BYTE_ORDER == BFD_ENDIAN_BIG)
sigcontext_base += 4; regs_base = sigcontext_base + 4;
else
regs_base = sigcontext_base;
#if 0 #if 0
trad_frame_set_reg_addr (this_cache, ORIG_ZERO_REGNUM + NUM_REGS, trad_frame_set_reg_addr (this_cache, ORIG_ZERO_REGNUM + NUM_REGS,
sigcontext_base + SIGCONTEXT_REGS); regs_base + SIGCONTEXT_REGS);
#endif #endif
for (ireg = 1; ireg < 32; ireg++) for (ireg = 1; ireg < 32; ireg++)
trad_frame_set_reg_addr (this_cache, trad_frame_set_reg_addr (this_cache,
ireg + MIPS_ZERO_REGNUM + NUM_REGS, ireg + MIPS_ZERO_REGNUM + NUM_REGS,
sigcontext_base + SIGCONTEXT_REGS regs_base + SIGCONTEXT_REGS
+ ireg * SIGCONTEXT_REG_SIZE); + ireg * SIGCONTEXT_REG_SIZE);
/* The way that floating point registers are saved, unfortunately,
depends on the architecture the kernel is built for. For the r3000 and
tx39, four bytes of each register are at the beginning of each of the
32 eight byte slots. For everything else, the registers are saved
using double precision; only the even-numbered slots are initialized,
and the high bits are the odd-numbered register. Assume the latter
layout, since we can't tell, and it's much more common. Which bits are
the "high" bits depends on endianness. */
for (ireg = 0; ireg < 32; ireg++) for (ireg = 0; ireg < 32; ireg++)
trad_frame_set_reg_addr (this_cache, ireg + regs->fp0 + NUM_REGS, if ((TARGET_BYTE_ORDER == BFD_ENDIAN_BIG) != (ireg & 1))
sigcontext_base + SIGCONTEXT_FPREGS trad_frame_set_reg_addr (this_cache, ireg + regs->fp0 + NUM_REGS,
+ ireg * SIGCONTEXT_REG_SIZE); sigcontext_base + SIGCONTEXT_FPREGS + 4
+ (ireg & ~1) * SIGCONTEXT_REG_SIZE);
else
trad_frame_set_reg_addr (this_cache, ireg + regs->fp0 + NUM_REGS,
sigcontext_base + SIGCONTEXT_FPREGS
+ (ireg & ~1) * SIGCONTEXT_REG_SIZE);
trad_frame_set_reg_addr (this_cache, regs->pc + NUM_REGS, trad_frame_set_reg_addr (this_cache, regs->pc + NUM_REGS,
sigcontext_base + SIGCONTEXT_PC); regs_base + SIGCONTEXT_PC);
trad_frame_set_reg_addr (this_cache, trad_frame_set_reg_addr (this_cache,
regs->fp_control_status + NUM_REGS, regs->fp_control_status + NUM_REGS,
sigcontext_base + SIGCONTEXT_FPCSR); sigcontext_base + SIGCONTEXT_FPCSR);
trad_frame_set_reg_addr (this_cache, regs->hi + NUM_REGS, trad_frame_set_reg_addr (this_cache, regs->hi + NUM_REGS,
sigcontext_base + SIGCONTEXT_HI); regs_base + SIGCONTEXT_HI);
trad_frame_set_reg_addr (this_cache, regs->lo + NUM_REGS, trad_frame_set_reg_addr (this_cache, regs->lo + NUM_REGS,
sigcontext_base + SIGCONTEXT_LO); regs_base + SIGCONTEXT_LO);
trad_frame_set_reg_addr (this_cache, regs->cause + NUM_REGS, trad_frame_set_reg_addr (this_cache, regs->cause + NUM_REGS,
sigcontext_base + SIGCONTEXT_CAUSE); sigcontext_base + SIGCONTEXT_CAUSE);
trad_frame_set_reg_addr (this_cache, regs->badvaddr + NUM_REGS, trad_frame_set_reg_addr (this_cache, regs->badvaddr + NUM_REGS,