mirror of
https://github.com/espressif/binutils-gdb.git
synced 2025-06-25 04:49:54 +08:00
gas/
2009-08-28 H.J. Lu <hongjiu.lu@intel.com> * config/tc-i386.c (cpu_arch): Use PROCESSOR_L1OM on "l1om". (i386_align_code): Handle PROCESSOR_L1OM. (check_cpu_arch_compatible): Fix a typo in comments. (set_cpu_arch): Check cpu_arch_isa instead of cpu_arch_isa_flags.bitfield.cpul1om. (i386_mach): Likewise. (i386_target_format): Likewise. * config/tc-i386.h (processor_type): Add PROCESSOR_L1OM. gas/testsuite/ 2009-08-28 H.J. Lu <hongjiu.lu@intel.com> * gas/i386/l1om.d: Check elf64-l1om format.
This commit is contained in:
@ -1,3 +1,15 @@
|
|||||||
|
2009-08-28 H.J. Lu <hongjiu.lu@intel.com>
|
||||||
|
|
||||||
|
* config/tc-i386.c (cpu_arch): Use PROCESSOR_L1OM on "l1om".
|
||||||
|
(i386_align_code): Handle PROCESSOR_L1OM.
|
||||||
|
(check_cpu_arch_compatible): Fix a typo in comments.
|
||||||
|
(set_cpu_arch): Check cpu_arch_isa instead of
|
||||||
|
cpu_arch_isa_flags.bitfield.cpul1om.
|
||||||
|
(i386_mach): Likewise.
|
||||||
|
(i386_target_format): Likewise.
|
||||||
|
|
||||||
|
* config/tc-i386.h (processor_type): Add PROCESSOR_L1OM.
|
||||||
|
|
||||||
2009-08-26 DJ Delorie <dj@redhat.com>
|
2009-08-26 DJ Delorie <dj@redhat.com>
|
||||||
|
|
||||||
* config/tc-mep.c (md_pcrel_from_section): Handle any other
|
* config/tc-mep.c (md_pcrel_from_section): Handle any other
|
||||||
|
@ -577,7 +577,7 @@ static const arch_entry cpu_arch[] =
|
|||||||
CPU_CORE2_FLAGS },
|
CPU_CORE2_FLAGS },
|
||||||
{ "corei7", PROCESSOR_COREI7,
|
{ "corei7", PROCESSOR_COREI7,
|
||||||
CPU_COREI7_FLAGS },
|
CPU_COREI7_FLAGS },
|
||||||
{ "l1om", PROCESSOR_GENERIC64,
|
{ "l1om", PROCESSOR_L1OM,
|
||||||
CPU_L1OM_FLAGS },
|
CPU_L1OM_FLAGS },
|
||||||
{ "k6", PROCESSOR_K6,
|
{ "k6", PROCESSOR_K6,
|
||||||
CPU_K6_FLAGS },
|
CPU_K6_FLAGS },
|
||||||
@ -995,6 +995,7 @@ i386_align_code (fragS *fragP, int count)
|
|||||||
case PROCESSOR_CORE:
|
case PROCESSOR_CORE:
|
||||||
case PROCESSOR_CORE2:
|
case PROCESSOR_CORE2:
|
||||||
case PROCESSOR_COREI7:
|
case PROCESSOR_COREI7:
|
||||||
|
case PROCESSOR_L1OM:
|
||||||
case PROCESSOR_GENERIC64:
|
case PROCESSOR_GENERIC64:
|
||||||
patt = alt_long_patt;
|
patt = alt_long_patt;
|
||||||
break;
|
break;
|
||||||
@ -1043,6 +1044,7 @@ i386_align_code (fragS *fragP, int count)
|
|||||||
case PROCESSOR_CORE:
|
case PROCESSOR_CORE:
|
||||||
case PROCESSOR_CORE2:
|
case PROCESSOR_CORE2:
|
||||||
case PROCESSOR_COREI7:
|
case PROCESSOR_COREI7:
|
||||||
|
case PROCESSOR_L1OM:
|
||||||
if (fragP->tc_frag_data.isa_flags.bitfield.cpui686)
|
if (fragP->tc_frag_data.isa_flags.bitfield.cpui686)
|
||||||
patt = alt_long_patt;
|
patt = alt_long_patt;
|
||||||
else
|
else
|
||||||
@ -1977,7 +1979,7 @@ check_cpu_arch_compatible (const char *name ATTRIBUTE_UNUSED,
|
|||||||
arch = default_arch;
|
arch = default_arch;
|
||||||
}
|
}
|
||||||
|
|
||||||
/* If we are targeting Intel L1OM, wm must enable it. */
|
/* If we are targeting Intel L1OM, we must enable it. */
|
||||||
if (get_elf_backend_data (stdoutput)->elf_machine_code != EM_L1OM
|
if (get_elf_backend_data (stdoutput)->elf_machine_code != EM_L1OM
|
||||||
|| new.bitfield.cpul1om)
|
|| new.bitfield.cpul1om)
|
||||||
return;
|
return;
|
||||||
@ -2085,7 +2087,7 @@ set_cpu_arch (int dummy ATTRIBUTE_UNUSED)
|
|||||||
enum bfd_architecture
|
enum bfd_architecture
|
||||||
i386_arch (void)
|
i386_arch (void)
|
||||||
{
|
{
|
||||||
if (cpu_arch_isa_flags.bitfield.cpul1om)
|
if (cpu_arch_isa == PROCESSOR_L1OM)
|
||||||
{
|
{
|
||||||
if (OUTPUT_FLAVOR != bfd_target_elf_flavour
|
if (OUTPUT_FLAVOR != bfd_target_elf_flavour
|
||||||
|| flag_code != CODE_64BIT)
|
|| flag_code != CODE_64BIT)
|
||||||
@ -2101,7 +2103,7 @@ i386_mach ()
|
|||||||
{
|
{
|
||||||
if (!strcmp (default_arch, "x86_64"))
|
if (!strcmp (default_arch, "x86_64"))
|
||||||
{
|
{
|
||||||
if (cpu_arch_isa_flags.bitfield.cpul1om)
|
if (cpu_arch_isa == PROCESSOR_L1OM)
|
||||||
{
|
{
|
||||||
if (OUTPUT_FLAVOR != bfd_target_elf_flavour)
|
if (OUTPUT_FLAVOR != bfd_target_elf_flavour)
|
||||||
as_fatal (_("Intel L1OM is 64bit ELF only"));
|
as_fatal (_("Intel L1OM is 64bit ELF only"));
|
||||||
@ -8102,7 +8104,7 @@ i386_target_format (void)
|
|||||||
object_64bit = 1;
|
object_64bit = 1;
|
||||||
use_rela_relocations = 1;
|
use_rela_relocations = 1;
|
||||||
}
|
}
|
||||||
if (cpu_arch_isa_flags.bitfield.cpul1om)
|
if (cpu_arch_isa == PROCESSOR_L1OM)
|
||||||
{
|
{
|
||||||
if (flag_code != CODE_64BIT)
|
if (flag_code != CODE_64BIT)
|
||||||
as_fatal (_("Intel L1OM is 64bit only"));
|
as_fatal (_("Intel L1OM is 64bit only"));
|
||||||
|
@ -215,6 +215,7 @@ enum processor_type
|
|||||||
PROCESSOR_CORE,
|
PROCESSOR_CORE,
|
||||||
PROCESSOR_CORE2,
|
PROCESSOR_CORE2,
|
||||||
PROCESSOR_COREI7,
|
PROCESSOR_COREI7,
|
||||||
|
PROCESSOR_L1OM,
|
||||||
PROCESSOR_K6,
|
PROCESSOR_K6,
|
||||||
PROCESSOR_ATHLON,
|
PROCESSOR_ATHLON,
|
||||||
PROCESSOR_K8,
|
PROCESSOR_K8,
|
||||||
|
@ -1,3 +1,7 @@
|
|||||||
|
2009-08-28 H.J. Lu <hongjiu.lu@intel.com>
|
||||||
|
|
||||||
|
* gas/i386/l1om.d: Check elf64-l1om format.
|
||||||
|
|
||||||
2006-08-11 Bernd Schmidt <bernd.schmidt@analog.com>
|
2006-08-11 Bernd Schmidt <bernd.schmidt@analog.com>
|
||||||
|
|
||||||
* gas/bfin/parallel.s: Add more test cases.
|
* gas/bfin/parallel.s: Add more test cases.
|
||||||
|
@ -2,7 +2,8 @@
|
|||||||
#as: -J -march=l1om
|
#as: -J -march=l1om
|
||||||
#objdump: -dw --insn-width=7
|
#objdump: -dw --insn-width=7
|
||||||
#name: l1om
|
#name: l1om
|
||||||
.*: +file format .*
|
|
||||||
|
.*: +file format elf64-l1om.*
|
||||||
|
|
||||||
Disassembly of section .text:
|
Disassembly of section .text:
|
||||||
|
|
||||||
|
Reference in New Issue
Block a user