espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-29 16:38:05 +08:00
Code Issues Packages Projects Releases Wiki Activity

* sim-core.h (sim_cpu_core): [WITH_XOR_ENDIAN + 1], to avoid

Browse Source 
illegal zero-sized array.
	* sim-core.c (sim_core_xor_read_buffer): same.
This commit is contained in:
Felix Lee
1997-09-10 04:46:37 +00:00
parent a1efa0d880
commit 31dda65aff
2 changed files with 7 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
sim/common/ChangeLog
View File

@ -1,3 +1,9 @@
Tue Sep 9 21:46:46 1997 Felix Lee <flee@cygnus.com>
* sim-core.h (sim_cpu_core): [WITH_XOR_ENDIAN + 1], to avoid
illegal zero-sized array.
* sim-core.c (sim_core_xor_read_buffer): same.
Tue Sep 9 11:20:35 1997 Doug Evans <dje@canuck.cygnus.com> Tue Sep 9 11:20:35 1997 Doug Evans <dje@canuck.cygnus.com>
* nltvals.def: Regenerate. * nltvals.def: Regenerate.

2
sim/common/sim-core.c
View File

@ -660,7 +660,7 @@ sim_core_xor_read_buffer (SIM_DESC sd,
else else
/* only break up transfers when xor-endian is both selected and enabled */ /* only break up transfers when xor-endian is both selected and enabled */
{ {
unsigned_1 x[WITH_XOR_ENDIAN]; unsigned_1 x[WITH_XOR_ENDIAN + 1]; /* +1 to avoid zero-sized array */
unsigned nr_transfered = 0; unsigned nr_transfered = 0;
address_word start = addr; address_word start = addr;
unsigned nr_this_transfer = (WITH_XOR_ENDIAN - (addr & ~(WITH_XOR_ENDIAN - 1))); unsigned nr_this_transfer = (WITH_XOR_ENDIAN - (addr & ~(WITH_XOR_ENDIAN - 1)));