espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-08-06 14:49:38 +08:00
Code Issues Packages Projects Releases Wiki Activity

gdb/regformats: remove unused regformats/reg-*.dat

Browse Source 
I believe that the .dat files starting with `reg-` are the manually
written ones, the other being generated from xml files from the features
directory.

This patch removes the manually-written files that are no longer needed.
They are unused since the recent series that removed a bunch of
gdbserver ports.

gdb/ChangeLog:

	* regformats/reg-arm.dat: Remove.
	* regformats/reg-bfin.dat: Remove.
	* regformats/reg-cris.dat: Remove.
	* regformats/reg-crisv32.dat: Remove.
	* regformats/reg-m32r.dat: Remove.
	* regformats/reg-tilegx.dat: Remove.
	* regformats/reg-tilegx32.dat: Remove.

Change-Id: I55ab6e45e3d0d316cda93f863c51fc9b867adfaa
This commit is contained in:
Simon Marchi
2020-06-17 14:42:35 -04:00
parent 7d458ea516
commit 2951f6c068
8 changed files with 10 additions and 335 deletions
Download Patch File Download Diff File Expand all files Collapse all files

29
gdb/regformats/reg-arm.dat
View File

@ -1,29 +0,0 @@
name:arm
xmlarch:arm
expedite:r11,sp,pc
32:r0
32:r1
32:r2
32:r3
32:r4
32:r5
32:r6
32:r7
32:r8
32:r9
32:r10
32:r11
32:r12
32:sp
32:lr
32:pc
96:f0
96:f1
96:f2
96:f3
96:f4
96:f5
96:f6
96:f7
32:fps
32:cpsr

56
gdb/regformats/reg-bfin.dat
View File

@ -1,56 +0,0 @@
name:bfin
expedite:pc,sp,fp
32:r0
32:r1
32:r2
32:r3
32:r4
32:r5
32:r6
32:r7
32:p0
32:p1
32:p2
32:p3
32:p4
32:p5
32:sp
32:fp
32:i0
32:i1
32:i2
32:i3
32:m0
32:m1
32:m2
32:m3
32:b0
32:b1
32:b2
32:b3
32:l0
32:l1
32:l2
32:l3
32:a0x
32:a0w
32:a1x
32:a1w
32:astat
32:rets
32:lc0
32:lt0
32:lb0
32:lc1
32:lt1
32:lb1
32:cycles
32:cycles2
32:usp
32:seqstat
32:syscfg
32:reti
32:retx
32:retn
32:rete
32:pc

35
gdb/regformats/reg-cris.dat
View File

@ -1,35 +0,0 @@
name:cris
expedite:r8,sp,pc
32:r0
32:r1
32:r2
32:r3
32:r4
32:r5
32:r6
32:r7
32:r8
32:r9
32:r10
32:r11
32:r12
32:r13
32:sp
32:pc
8:p0
8:vr
0:p2
0:p3
16:p4
16:ccr
0:p6
32:mof
32:p8
32:ibr
32:irp
32:srp
32:bar
32:dccr
32:brp
32:usp

54
gdb/regformats/reg-crisv32.dat
View File

@ -1,54 +0,0 @@
name:crisv32
expedite:r8,sp,pc
32:r0
32:r1
32:r2
32:r3
32:r4
32:r5
32:r6
32:r7
32:r8
32:r9
32:r10
32:r11
32:r12
32:r13
32:sp
32:acr
8:bz
8:vr
32:pid
8:srs
16:wz
32:exs
32:eda
32:mof
32:dz
32:ebp
32:erp
32:srp
32:nrp
32:ccs
32:usp
32:spc
32:pc
32:s0
32:s1
32:s2
32:s3
32:s4
32:s5
32:s6
32:s7
32:s8
32:s9
32:s10
32:s11
32:s12
32:s13
32:s14
32:s15

27
gdb/regformats/reg-m32r.dat
View File

@ -1,27 +0,0 @@
name:m32r
expedite:pc,lr,sp
32:r0
32:r1
32:r2
32:r3
32:r4
32:r5
32:r6
32:r7
32:r8
32:r9
32:r10
32:r11
32:r12
32:fp
32:lr
32:sp
32:psw
32:cbr
32:spi
32:spu
32:bpc
32:pc
32:accl
32:acch
32:evb

67
gdb/regformats/reg-tilegx.dat
View File

@ -1,67 +0,0 @@
name:tilegx
expedite:sp,lr,pc
64:r0
64:r1
64:r2
64:r3
64:r4
64:r5
64:r6
64:r7
64:r8
64:r9
64:r10
64:r11
64:r12
64:r13
64:r14
64:r15
64:r16
64:r17
64:r18
64:r19
64:r20
64:r21
64:r22
64:r23
64:r24
64:r25
64:r26
64:r27
64:r28
64:r29
64:r30
64:r31
64:r32
64:r33
64:r34
64:r35
64:r36
64:r37
64:r38
64:r39
64:r40
64:r41
64:r42
64:r43
64:r44
64:r45
64:r46
64:r47
64:r48
64:r49
64:r50
64:r51
64:r52
64:tp
64:sp
64:lr
64:sn
64:io0
64:io1
64:us0
64:us1
64:us2
64:us3
64:zero
64:pc

67
gdb/regformats/reg-tilegx32.dat
View File

@ -1,67 +0,0 @@
name:tilegx32
expedite:sp,lr,pc
64:r0
64:r1
64:r2
64:r3
64:r4
64:r5
64:r6
64:r7
64:r8
64:r9
64:r10
64:r11
64:r12
64:r13
64:r14
64:r15
64:r16
64:r17
64:r18
64:r19
64:r20
64:r21
64:r22
64:r23
64:r24
64:r25
64:r26
64:r27
64:r28
64:r29
64:r30
64:r31
64:r32
64:r33
64:r34
64:r35
64:r36
64:r37
64:r38
64:r39
64:r40
64:r41
64:r42
64:r43
64:r44
64:r45
64:r46
64:r47
64:r48
64:r49
64:r50
64:r51
64:r52
64:tp
64:sp
64:lr
64:sn
64:io0
64:io1
64:us0
64:us1
64:us2
64:us3
64:zero
32:pc