espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-28 23:39:35 +08:00
Code Issues Packages Projects Releases Wiki Activity

MIPS/GAS/testsuite: Add tests for coprocessor branch instructions

Browse Source 
Cover basic CP0, CP2, CP3 branch and branch-likely instructions across
the relevant ISA levels.  Omit CP1 branches, covered elsewhere.

	gas/
	* testsuite/gas/mips/cp0b.d: New test.
	* testsuite/gas/mips/cp0bl.d: New test.
	* testsuite/gas/mips/cp2b.d: New test.
	* testsuite/gas/mips/micromips@cp2b.d: New test.
	* testsuite/gas/mips/cp2bl.d: New test.
	* testsuite/gas/mips/micromips@cp2bl.d: New test.
	* testsuite/gas/mips/cp3b.d: New test.
	* testsuite/gas/mips/cp3bl.d: New test.
	* testsuite/gas/mips/cp0b.s: New test source.
	* testsuite/gas/mips/cp0bl.s: New test source.
	* testsuite/gas/mips/cp2b.s: New test source.
	* testsuite/gas/mips/cp2bl.s: New test source.
	* testsuite/gas/mips/cp3b.s: New test source.
	* testsuite/gas/mips/cp3bl.s: New test source.
	* testsuite/gas/mips/mips.exp: Run the new tests.
This commit is contained in:
Maciej W. Rozycki
2021-05-29 03:26:32 +02:00
parent b930964c42
commit 270e2b7ddc
16 changed files with 215 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
gas/ChangeLog
View File

@ -1,3 +1,21 @@
2021-05-29 Maciej W. Rozycki <macro@orcam.me.uk>
* testsuite/gas/mips/cp0b.d: New test.
* testsuite/gas/mips/cp0bl.d: New test.
* testsuite/gas/mips/cp2b.d: New test.
* testsuite/gas/mips/micromips@cp2b.d: New test.
* testsuite/gas/mips/cp2bl.d: New test.
* testsuite/gas/mips/micromips@cp2bl.d: New test.
* testsuite/gas/mips/cp3b.d: New test.
* testsuite/gas/mips/cp3bl.d: New test.
* testsuite/gas/mips/cp0b.s: New test source.
* testsuite/gas/mips/cp0bl.s: New test source.
* testsuite/gas/mips/cp2b.s: New test source.
* testsuite/gas/mips/cp2bl.s: New test source.
* testsuite/gas/mips/cp3b.s: New test source.
* testsuite/gas/mips/cp3bl.s: New test source.
* testsuite/gas/mips/mips.exp: Run the new tests.
2021-05-29 Maciej W. Rozycki <macro@orcam.me.uk> 2021-05-29 Maciej W. Rozycki <macro@orcam.me.uk>
* testsuite/gas/mips/rfe.d: New test. * testsuite/gas/mips/rfe.d: New test.

12
gas/testsuite/gas/mips/cp0b.d Normal file
View File

@ -0,0 +1,12 @@
#objdump: -d --prefix-addresses --show-raw-insn
#name: MIPS CP0 branch instructions
#as: -32
.*: +file format .*mips.*
Disassembly of section \.text:
[0-9a-f]+ <[^>]*> 41000001 bc0f [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
[0-9a-f]+ <[^>]*> 41010001 bc0t [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
\.\.\.

13
gas/testsuite/gas/mips/cp0b.s Normal file
View File

@ -0,0 +1,13 @@
.text
foo:
xor $16, $16
bc0f 0f
0:
xor $16, $16
bc0t 0f
0:
.insn
# Force some (non-delay-slot) zero bytes, to make 'objdump' print ...
.align 4, 0
.space 16

12
gas/testsuite/gas/mips/cp0bl.d Normal file
View File

@ -0,0 +1,12 @@
#objdump: -d --prefix-addresses --show-raw-insn
#name: MIPS CP0 branch likely instructions
#as: -32
.*: +file format .*mips.*
Disassembly of section \.text:
[0-9a-f]+ <[^>]*> 41020001 bc0fl [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
[0-9a-f]+ <[^>]*> 41030001 bc0tl [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
\.\.\.

14
gas/testsuite/gas/mips/cp0bl.s Normal file
View File

@ -0,0 +1,14 @@
.text
.set noreorder
foo:
bc0fl 0f
xor $16, $16
0:
bc0tl 0f
xor $16, $16
0:
.insn
# Force some (non-delay-slot) zero bytes, to make 'objdump' print ...
.align 4, 0
.space 16

12
gas/testsuite/gas/mips/cp2b.d Normal file
View File

@ -0,0 +1,12 @@
#objdump: -d --prefix-addresses --show-raw-insn
#name: MIPS CP2 branch instructions
#as: -32
.*: +file format .*mips.*
Disassembly of section \.text:
[0-9a-f]+ <[^>]*> 49000001 bc2f [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
[0-9a-f]+ <[^>]*> 49010001 bc2t [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
\.\.\.

13
gas/testsuite/gas/mips/cp2b.s Normal file
View File

@ -0,0 +1,13 @@
.text
foo:
xor $16, $16
bc2f 0f
0:
xor $16, $16
bc2t 0f
0:
.insn
# Force some (non-delay-slot) zero bytes, to make 'objdump' print ...
.align 4, 0
.space 16

12
gas/testsuite/gas/mips/cp2bl.d Normal file
View File

@ -0,0 +1,12 @@
#objdump: -d --prefix-addresses --show-raw-insn
#name: MIPS CP2 branch likely instructions
#as: -32
.*: +file format .*mips.*
Disassembly of section \.text:
[0-9a-f]+ <[^>]*> 49020001 bc2fl [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
[0-9a-f]+ <[^>]*> 49030001 bc2tl [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
\.\.\.

14
gas/testsuite/gas/mips/cp2bl.s Normal file
View File

@ -0,0 +1,14 @@
.text
.set noreorder
foo:
bc2fl 0f
xor $16, $16
0:
bc2tl 0f
xor $16, $16
0:
.insn
# Force some (non-delay-slot) zero bytes, to make 'objdump' print ...
.align 4, 0
.space 16

12
gas/testsuite/gas/mips/cp3b.d Normal file
View File

@ -0,0 +1,12 @@
#objdump: -d --prefix-addresses --show-raw-insn
#name: MIPS CP3 branch instructions
#as: -32
.*: +file format .*mips.*
Disassembly of section \.text:
[0-9a-f]+ <[^>]*> 4d000001 bc3f [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
[0-9a-f]+ <[^>]*> 4d010001 bc3t [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
\.\.\.

13
gas/testsuite/gas/mips/cp3b.s Normal file
View File

@ -0,0 +1,13 @@
.text
foo:
xor $16, $16
bc3f 0f
0:
xor $16, $16
bc3t 0f
0:
.insn
# Force some (non-delay-slot) zero bytes, to make 'objdump' print ...
.align 4, 0
.space 16

12
gas/testsuite/gas/mips/cp3bl.d Normal file
View File

@ -0,0 +1,12 @@
#objdump: -d --prefix-addresses --show-raw-insn
#name: MIPS CP3 branch likely instructions
#as: -32
.*: +file format .*mips.*
Disassembly of section \.text:
[0-9a-f]+ <[^>]*> 4d020001 bc3fl [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
[0-9a-f]+ <[^>]*> 4d030001 bc3tl [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 02108026 xor s0,s0,s0
\.\.\.

14
gas/testsuite/gas/mips/cp3bl.s Normal file
View File

@ -0,0 +1,14 @@
.text
.set noreorder
foo:
bc3fl 0f
xor $16, $16
0:
bc3tl 0f
xor $16, $16
0:
.insn
# Force some (non-delay-slot) zero bytes, to make 'objdump' print ...
.align 4, 0
.space 16

14
gas/testsuite/gas/mips/micromips@cp2b.d Normal file
View File

@ -0,0 +1,14 @@
#objdump: -d --prefix-addresses --show-raw-insn
#name: MIPS CP2 branch instructions
#as: -32
#source: cp2b.s
.*: +file format .*mips.*
Disassembly of section \.text:
[0-9a-f]+ <[^>]*> 4280 fffe bc2f [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 4440 xor s0,s0,s0
[0-9a-f]+ <[^>]*> 42a0 fffe bc2t [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 4440 xor s0,s0,s0
[0-9a-f]+ <[^>]*> 0000 0000 nop
\.\.\.

18
gas/testsuite/gas/mips/micromips@cp2bl.d Normal file
View File

@ -0,0 +1,18 @@
#objdump: -d --prefix-addresses --show-raw-insn
#name: MIPS CP2 branch likely instructions
#as: -32
#source: cp2bl.s
.*: +file format .*mips.*
Disassembly of section \.text:
[0-9a-f]+ <[^>]*> 42a0 fffe bc2t [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 0c00 nop
[0-9a-f]+ <[^>]*> 9400 fffe b [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 4440 xor s0,s0,s0
[0-9a-f]+ <[^>]*> 4280 fffe bc2f [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 0c00 nop
[0-9a-f]+ <[^>]*> 9400 fffe b [0-9a-f]+ <[^>]*>
[0-9a-f]+ <[^>]*> 4440 xor s0,s0,s0
\.\.\.
\.\.\.

12
gas/testsuite/gas/mips/mips.exp
View File

@ -1335,6 +1335,10 @@ if { [istarget mips*-*-vxworks*] } {
run_dump_test_arches "cp0c" [mips_arch_list_matching mips1 \ run_dump_test_arches "cp0c" [mips_arch_list_matching mips1 \
!mips32 !micromips] !mips32 !micromips]
run_dump_test_arches "cp0b" [mips_arch_list_matching mips1 \
!mips4 !mips32 !micromips]
run_dump_test_arches "cp0bl" [mips_arch_list_matching mips2 \
!mips4 !mips32 !micromips]
run_dump_test_arches "cp0m" [mips_arch_list_matching mips1 \ run_dump_test_arches "cp0m" [mips_arch_list_matching mips1 \
!mips2 !micromips] !mips2 !micromips]
@ -1358,6 +1362,10 @@ if { [istarget mips*-*-vxworks*] } {
!vr5400 !r5900 !octeon] !vr5400 !r5900 !octeon]
run_dump_test_arches "cp2-64" [mips_arch_list_matching mips3 \ run_dump_test_arches "cp2-64" [mips_arch_list_matching mips3 \
!vr5400 !r5900 !octeon] !vr5400 !r5900 !octeon]
run_dump_test_arches "cp2b" [mips_arch_list_matching mips1 \
!mips32r6 !vr5400 !r5900 !octeon]
run_dump_test_arches "cp2bl" [mips_arch_list_matching mips2 \
!mips32r6 !vr5400 !r5900 !octeon]
run_dump_test_arches "cp2m" [mips_arch_list_matching mips1 \ run_dump_test_arches "cp2m" [mips_arch_list_matching mips1 \
!vr5400 !r5900 !octeon] !vr5400 !r5900 !octeon]
run_dump_test_arches "cp2d" [mips_arch_list_matching mips2 \ run_dump_test_arches "cp2d" [mips_arch_list_matching mips2 \
@ -1365,6 +1373,10 @@ if { [istarget mips*-*-vxworks*] } {
run_dump_test_arches "cp3" [mips_arch_list_matching mips1 \ run_dump_test_arches "cp3" [mips_arch_list_matching mips1 \
!mips3 !mips32r2 !micromips] !mips3 !mips32r2 !micromips]
run_dump_test_arches "cp3b" [mips_arch_list_matching mips1 \
!mips3 !mips32r2 !micromips]
run_dump_test_arches "cp3bl" [mips_arch_list_matching mips2 \
!mips3 !mips32r2 !micromips]
run_dump_test_arches "cp3m" [mips_arch_list_matching mips1 \ run_dump_test_arches "cp3m" [mips_arch_list_matching mips1 \
!mips3 !mips32 !micromips] !mips3 !mips32 !micromips]
run_dump_test_arches "cp3d" [mips_arch_list_matching mips2 \ run_dump_test_arches "cp3d" [mips_arch_list_matching mips2 \