espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-09-14 19:23:40 +08:00
Code Issues Packages Projects Releases Wiki Activity

* mn10300_sim.h (struct _state): Add space for mdrq register.

Browse Source 
(REG_MDRQ): Define.
        * simops.c: Don't abort for trap.  Add support for the extended
        instructions, "getx", "putx", "mulq", "mulqu", "sat16", "sat24",
        and "bsch".
This commit is contained in:
Jeff Law
1997-05-06 00:35:42 +00:00
parent a59a42aef7
commit 26e9f63c11
3 changed files with 140 additions and 29 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
sim/mn10300/ChangeLog
View File

@ -1,3 +1,15 @@
Mon May 5 18:07:48 1997 Jeffrey A Law (law@cygnus.com)
* mn10300_sim.h (struct _state): Add space for mdrq register.
(REG_MDRQ): Define.
* simops.c: Don't abort for trap. Add support for the extended
instructions, "getx", "putx", "mulq", "mulqu", "sat16", "sat24",
and "bsch".
Thu Apr 24 00:39:51 1997 Doug Evans <dje@canuck.cygnus.com>
* configure: Regenerated to track ../common/aclocal.m4 changes.
Fri Apr 18 14:04:04 1997 Andrew Cagney <cagney@b1.cygnus.com> Fri Apr 18 14:04:04 1997 Andrew Cagney <cagney@b1.cygnus.com>
* interp.c (sim_stop): Add stub function. * interp.c (sim_stop): Add stub function.

5
sim/mn10300/mn10300_sim.h
View File

@ -60,8 +60,8 @@ struct simops
struct _state struct _state
{ {
reg_t regs[12]; /* registers, d0-d3, a0-a3, sp, pc, mdr, psw, reg_t regs[15]; /* registers, d0-d3, a0-a3, sp, pc, mdr, psw,
lir, lar */ lir, lar, mdrq */
uint8 *mem; /* main memory */ uint8 *mem; /* main memory */
int exception; int exception;
} State; } State;
@ -85,6 +85,7 @@ extern struct simops Simops[];
#define REG_PSW 11 #define REG_PSW 11
#define REG_LIR 12 #define REG_LIR 12
#define REG_LAR 13 #define REG_LAR 13
#define REG_MDRQ 14
#define SEXT3(x) ((((x)&0x7)^(~0x3))+0x4) #define SEXT3(x) ((((x)&0x7)^(~0x3))+0x4)

152
sim/mn10300/simops.c
View File

@ -2878,7 +2878,6 @@ void OP_F0FE (insn, extension)
State.mem[sp+2] = (next_pc & 0xff0000) >> 16; State.mem[sp+2] = (next_pc & 0xff0000) >> 16;
State.mem[sp+3] = (next_pc & 0xff000000) >> 24; State.mem[sp+3] = (next_pc & 0xff000000) >> 24;
State.regs[REG_PC] = 0x40000010 - 2; State.regs[REG_PC] = 0x40000010 - 2;
abort ();
} }
/* syscall */ /* syscall */
@ -3043,95 +3042,194 @@ void OP_CB (insn, extension)
{ {
} }
/* putx */ /* putx dm,dm */
void OP_F500 (insn, extension) void OP_F500 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); State.regs[REG_MDRQ] = State.regs[REG_D0 + REG0 (insn)];
} }
/* getx */ /* getx dm,dm */
void OP_F6F0 (insn, extension) void OP_F6F0 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); int z, n;
z = (State.regs[REG_MDRQ] == 0);
n = ((State.regs[REG_MDRQ] & 0x80000000) != 0);
State.regs[REG_D0 + REG0 (insn)] = State.regs[REG_MDRQ];
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= (z ? PSW_Z : 0) | (n ? PSW_N : 0);
} }
/* mulq */ /* mulq dm,dn */
void OP_F600 (insn, extension) void OP_F600 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); unsigned long long temp;
int n, z;
temp = ((signed long)State.regs[REG_D0 + REG0 (insn)]
* (signed long)State.regs[REG_D0 + REG1 (insn)]);
State.regs[REG_D0 + REG0 (insn)] = temp & 0xffffffff;
State.regs[REG_MDRQ] = (temp & 0xffffffff00000000LL) >> 32;;
z = (State.regs[REG_D0 + REG0 (insn)] == 0);
n = (State.regs[REG_D0 + REG0 (insn)] & 0x80000000) != 0;
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | (n ? PSW_N : 0));
} }
/* mulq */ /* mulq imm8,dn */
void OP_F90000 (insn, extension) void OP_F90000 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); unsigned long long temp;
int n, z;
temp = ((signed long)State.regs[REG_D0 + REG0_8 (insn)]
* (signed long)SEXT8 (insn & 0xff));
State.regs[REG_D0 + REG0_8 (insn)] = temp & 0xffffffff;
State.regs[REG_MDRQ] = (temp & 0xffffffff00000000LL) >> 32;;
z = (State.regs[REG_D0 + REG0_8 (insn)] == 0);
n = (State.regs[REG_D0 + REG0_8 (insn)] & 0x80000000) != 0;
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | (n ? PSW_N : 0));
} }
/* mulq */ /* mulq imm16,dn */
void OP_FB000000 (insn, extension) void OP_FB000000 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); unsigned long long temp;
int n, z;
temp = ((signed long)State.regs[REG_D0 + REG0_16 (insn)]
* (signed long)SEXT16 (insn & 0xffff));
State.regs[REG_D0 + REG0_16 (insn)] = temp & 0xffffffff;
State.regs[REG_MDRQ] = (temp & 0xffffffff00000000LL) >> 32;;
z = (State.regs[REG_D0 + REG0_16 (insn)] == 0);
n = (State.regs[REG_D0 + REG0_16 (insn)] & 0x80000000) != 0;
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | (n ? PSW_N : 0));
} }
/* mulq */ /* mulq imm32,dn */
void OP_FD000000 (insn, extension) void OP_FD000000 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); unsigned long long temp;
int n, z;
temp = ((signed long)State.regs[REG_D0 + REG0_16 (insn)]
* (signed long)(((insn & 0xffff) << 16) + extension));
State.regs[REG_D0 + REG0_16 (insn)] = temp & 0xffffffff;
State.regs[REG_MDRQ] = (temp & 0xffffffff00000000LL) >> 32;;
z = (State.regs[REG_D0 + REG0_16 (insn)] == 0);
n = (State.regs[REG_D0 + REG0_16 (insn)] & 0x80000000) != 0;
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | (n ? PSW_N : 0));
} }
/* mulqu */ /* mulqu dm,dn */
void OP_F610 (insn, extension) void OP_F610 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); unsigned long long temp;
int n, z;
temp = (State.regs[REG_D0 + REG0 (insn)] * State.regs[REG_D0 + REG1 (insn)]);
State.regs[REG_D0 + REG0 (insn)] = temp & 0xffffffff;
State.regs[REG_MDRQ] = (temp & 0xffffffff00000000LL) >> 32;;
z = (State.regs[REG_D0 + REG0 (insn)] == 0);
n = (State.regs[REG_D0 + REG0 (insn)] & 0x80000000) != 0;
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | (n ? PSW_N : 0));
} }
/* mulqu */ /* mulqu imm8,dn */
void OP_F91400 (insn, extension) void OP_F91400 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); unsigned long long temp;
int n, z;
temp = (State.regs[REG_D0 + REG0_8 (insn)] * SEXT8 (insn & 0xff));
State.regs[REG_D0 + REG0_8 (insn)] = temp & 0xffffffff;
State.regs[REG_MDRQ] = (temp & 0xffffffff00000000LL) >> 32;;
z = (State.regs[REG_D0 + REG0_8 (insn)] == 0);
n = (State.regs[REG_D0 + REG0_8 (insn)] & 0x80000000) != 0;
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | (n ? PSW_N : 0));
} }
/* mulqu */ /* mulqu imm16,dn */
void OP_FB140000 (insn, extension) void OP_FB140000 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); unsigned long long temp;
int n, z;
temp = (State.regs[REG_D0 + REG0_16 (insn)] * SEXT16 (insn & 0xffff));
State.regs[REG_D0 + REG0_16 (insn)] = temp & 0xffffffff;
State.regs[REG_MDRQ] = (temp & 0xffffffff00000000LL) >> 32;;
z = (State.regs[REG_D0 + REG0_16 (insn)] == 0);
n = (State.regs[REG_D0 + REG0_16 (insn)] & 0x80000000) != 0;
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | (n ? PSW_N : 0));
} }
/* mulqu */ /* mulqu imm32,dn */
void OP_FD140000 (insn, extension) void OP_FD140000 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); unsigned long long temp;
int n, z;
temp = (State.regs[REG_D0 + REG0_16 (insn)]
* (((insn & 0xffff) << 16) + extension));
State.regs[REG_D0 + REG0_16 (insn)] = temp & 0xffffffff;
State.regs[REG_MDRQ] = (temp & 0xffffffff00000000LL) >> 32;;
z = (State.regs[REG_D0 + REG0_16 (insn)] == 0);
n = (State.regs[REG_D0 + REG0_16 (insn)] & 0x80000000) != 0;
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | (n ? PSW_N : 0));
} }
/* sat16 */ /* sat16 dm,dn */
void OP_F640 (insn, extension) void OP_F640 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); int temp;
temp = State.regs[REG_D0 + REG1 (insn)];
temp = (temp > 0x7fff ? 0x7fff : temp);
temp = (temp < -0x8000 ? -0x8000 : temp);
State.regs[REG_D0 + REG0 (insn)] = temp;
} }
/* sat24 */ /* sat24 dm,dn */
void OP_F650 (insn, extension) void OP_F650 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); int temp;
temp = State.regs[REG_D0 + REG1 (insn)];
temp = (temp > 0x7fffff ? 0x7fffff : temp);
temp = (temp < -0x800000 ? -0x800000 : temp);
State.regs[REG_D0 + REG0 (insn)] = temp;
} }
/* bsch */ /* bsch dm,dn */
void OP_F670 (insn, extension) void OP_F670 (insn, extension)
unsigned long insn, extension; unsigned long insn, extension;
{ {
abort (); int temp, c;
temp = State.regs[REG_D0 + REG1 (insn)];
temp <<= (State.regs[REG_D0 + REG0 (insn)] & 0x1f);
c = (temp != 0 ? 1 : 0);
PSW &= ~(PSW_C);
PSW |= (c ? PSW_C : 0);
} }
/* breakpoint */ /* breakpoint */