espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-26 13:56:22 +08:00
Code Issues Packages Projects Releases Wiki Activity

gas/

Browse Source 
* config/tc-aarch64.c (parse_sys_reg): Support
	S2_<op1>_<Cn>_<Cm>_<op2>.

gas/testsuite/

	* gas/testsuite/sysreg.s: Add test.
	* gas/testsuite/sysreg.d: Update.
This commit is contained in:
Yufeng Zhang
2013-11-18 11:34:43 +00:00
parent a203d9b72f
commit 18cf6de400
5 changed files with 20 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
gas/ChangeLog
View File

@ -1,3 +1,8 @@
2013-11-18 Zhenqiang Chen <zhenqiang.chen@linaro.org>
* config/tc-aarch64.c (parse_sys_reg): Support
S2_<op1>_<Cn>_<Cm>_<op2>.
2013-11-18 Yufeng Zhang <yufeng.zhang@arm.com> 2013-11-18 Yufeng Zhang <yufeng.zhang@arm.com>
Revert Revert

10
gas/config/tc-aarch64.c
View File

@ -3270,7 +3270,7 @@ parse_barrier (char **str)
Returns the encoding for the option, or PARSE_FAIL. Returns the encoding for the option, or PARSE_FAIL.
If IMPLE_DEFINED_P is non-zero, the function will also try to parse the If IMPLE_DEFINED_P is non-zero, the function will also try to parse the
implementation defined system register name S3_<op1>_<Cn>_<Cm>_<op2>. */ implementation defined system register name S<op0>_<op1>_<Cn>_<Cm>_<op2>. */
static int static int
parse_sys_reg (char **str, struct hash_control *sys_regs, int imple_defined_p) parse_sys_reg (char **str, struct hash_control *sys_regs, int imple_defined_p)
@ -3295,7 +3295,7 @@ parse_sys_reg (char **str, struct hash_control *sys_regs, int imple_defined_p)
return PARSE_FAIL; return PARSE_FAIL;
else else
{ {
/* Parse S3_<op1>_<Cn>_<Cm>_<op2>, the implementation defined /* Parse S<op0>_<op1>_<Cn>_<Cm>_<op2>, the implementation defined
registers. */ registers. */
unsigned int op0, op1, cn, cm, op2; unsigned int op0, op1, cn, cm, op2;
if (sscanf (buf, "s%u_%u_c%u_c%u_%u", &op0, &op1, &cn, &cm, &op2) != 5) if (sscanf (buf, "s%u_%u_c%u_c%u_%u", &op0, &op1, &cn, &cm, &op2) != 5)
@ -3303,11 +3303,11 @@ parse_sys_reg (char **str, struct hash_control *sys_regs, int imple_defined_p)
/* The architecture specifies the encoding space for implementation /* The architecture specifies the encoding space for implementation
defined registers as: defined registers as:
op0 op1 CRn CRm op2 op0 op1 CRn CRm op2
11 xxx 1x11 xxxx xxx 1x xxx 1x11 xxxx xxx
For convenience GAS accepts a wider encoding space, as follows: For convenience GAS accepts a wider encoding space, as follows:
op0 op1 CRn CRm op2 op0 op1 CRn CRm op2
11 xxx xxxx xxxx xxx */ 1x xxx xxxx xxxx xxx */
if (op0 != 3 || op1 > 7 || cn > 15 || cm > 15 || op2 > 7) if ((op0 != 2 && op0 != 3) || op1 > 7 || cn > 15 || cm > 15 || op2 > 7)
return PARSE_FAIL; return PARSE_FAIL;
value = (op0 << 14) | (op1 << 11) | (cn << 7) | (cm << 3) | op2; value = (op0 << 14) | (op1 << 11) | (cn << 7) | (cm << 3) | op2;
} }

5
gas/testsuite/ChangeLog
View File

@ -1,3 +1,8 @@
2013-11-18 Zhenqiang Chen <zhenqiang.chen@linaro.org>
* gas/testsuite/sysreg.s: Add test.
* gas/testsuite/sysreg.d: Update.
2013-11-18 Yufeng Zhang <yufeng.zhang@arm.com> 2013-11-18 Yufeng Zhang <yufeng.zhang@arm.com>
Revert Revert

2
gas/testsuite/gas/aarch64/sysreg.d
View File

@ -26,3 +26,5 @@ Disassembly of section \.text:
48: d538cc00 mrs x0, s3_0_c12_c12_0 48: d538cc00 mrs x0, s3_0_c12_c12_0
4c: d5384600 mrs x0, s3_0_c4_c6_0 4c: d5384600 mrs x0, s3_0_c4_c6_0
50: d5184600 msr s3_0_c4_c6_0, x0 50: d5184600 msr s3_0_c4_c6_0, x0
54: d5310300 mrs x0, s2_1_c0_c3_0
58: d5110300 msr s2_1_c0_c3_0, x0

3
gas/testsuite/gas/aarch64/sysreg.s
View File

@ -26,3 +26,6 @@
mrs x0, s3_0_c12_c12_0 mrs x0, s3_0_c12_c12_0
mrs x0, s3_0_c4_c6_0 mrs x0, s3_0_c4_c6_0
msr s3_0_c4_c6_0, x0 msr s3_0_c4_c6_0, x0
mrs x0, s2_1_c0_c3_0
msr s2_1_c0_c3_0, x0