espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-25 13:27:26 +08:00
Code Issues Packages Projects Releases Wiki Activity

2003-06-05 Michael Snyder <msnyder@redhat.com>

Browse Source 
* compile.c (sim_fetch_register): Handle SBR, VBR, MACH, MACL.
	(sim_store_register): Ditto.
This commit is contained in:
Michael Snyder
2003-06-19 00:49:33 +00:00
parent ec0d51413f
commit 173b1c982a
2 changed files with 33 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
sim/h8300/ChangeLog
View File

@ -1,8 +1,13 @@
2003-06-05 Michael Snyder <msnyder@redhat.com>
* compile.c (sim_fetch_register): Handle SBR, VBR, MACH, MACL.
(sim_store_register): Ditto.
2003-06-04 Michael Snyder <msnyder@redhat.com> 2003-06-04 Michael Snyder <msnyder@redhat.com>
* compile.c (sim_info): Fix typo in output. * compile.c (sim_info): Fix typo in output.
* h8300/compile.c (set_h8300h): Replace 'flag' arguments * compile.c (set_h8300h): Replace 'flag' arguments
with a bfd_machine argument, and decode it inline. with a bfd_machine argument, and decode it inline.
Check for bfd_mach_h8300hn and bfd_mach_h8300sn. Check for bfd_mach_h8300hn and bfd_mach_h8300sn.

32
sim/h8300/compile.c
View File

@ -4569,9 +4569,6 @@ sim_store_register (SIM_DESC sd, int rn, unsigned char *value, int length)
init_pointers (sd); init_pointers (sd);
switch (rn) switch (rn)
{ {
case PC_REGNUM:
h8_set_pc (sd, intval);
break;
default: default:
(*sim_callback->printf_filtered) (sim_callback, (*sim_callback->printf_filtered) (sim_callback,
"sim_store_register: bad regnum %d.\n", "sim_store_register: bad regnum %d.\n",
@ -4586,20 +4583,33 @@ sim_store_register (SIM_DESC sd, int rn, unsigned char *value, int length)
case R7_REGNUM: case R7_REGNUM:
h8_set_reg (sd, rn, intval); h8_set_reg (sd, rn, intval);
break; break;
case PC_REGNUM:
h8_set_pc (sd, intval);
break;
case CCR_REGNUM: case CCR_REGNUM:
h8_set_ccr (sd, intval); h8_set_ccr (sd, intval);
break; break;
case EXR_REGNUM: case EXR_REGNUM:
h8_set_exr (sd, intval); h8_set_exr (sd, intval);
break; break;
case SBR_REGNUM:
h8_set_sbr (sd, intval);
break;
case VBR_REGNUM:
h8_set_vbr (sd, intval);
break;
case MACH_REGNUM:
h8_set_mach (sd, intval);
break;
case MACL_REGNUM:
h8_set_macl (sd, intval);
break;
case CYCLE_REGNUM: case CYCLE_REGNUM:
h8_set_cycles (sd, longval); h8_set_cycles (sd, longval);
break; break;
case INST_REGNUM: case INST_REGNUM:
h8_set_insts (sd, longval); h8_set_insts (sd, longval);
break; break;
case TICK_REGNUM: case TICK_REGNUM:
h8_set_ticks (sd, longval); h8_set_ticks (sd, longval);
break; break;
@ -4634,6 +4644,18 @@ sim_fetch_register (SIM_DESC sd, int rn, unsigned char *buf, int length)
case PC_REGNUM: case PC_REGNUM:
v = h8_get_pc (sd); v = h8_get_pc (sd);
break; break;
case SBR_REGNUM:
v = h8_get_sbr (sd);
break;
case VBR_REGNUM:
v = h8_get_vbr (sd);
break;
case MACH_REGNUM:
v = h8_get_mach (sd);
break;
case MACL_REGNUM:
v = h8_get_macl (sd);
break;
case R0_REGNUM: case R0_REGNUM:
case R1_REGNUM: case R1_REGNUM:
case R2_REGNUM: case R2_REGNUM: