mirror of
https://github.com/espressif/binutils-gdb.git
synced 2025-06-23 19:50:13 +08:00
MIPS/GAS: Correct tab-after-space formatting mistakes
* config/tc-mips.c: Correct tab-after-space formatting mistakes throughout.
This commit is contained in:
@ -1,3 +1,8 @@
|
|||||||
|
2016-05-20 Maciej W. Rozycki <macro@imgtec.com>
|
||||||
|
|
||||||
|
* config/tc-mips.c: Correct tab-after-space formatting mistakes
|
||||||
|
throughout.
|
||||||
|
|
||||||
2016-05-18 Andrew Burgess <andrew.burgess@embecosm.com>
|
2016-05-18 Andrew Burgess <andrew.burgess@embecosm.com>
|
||||||
|
|
||||||
* config/tc-arc.c (find_opcode_match): Remove casting away of
|
* config/tc-arc.c (find_opcode_match): Remove casting away of
|
||||||
|
@ -349,7 +349,7 @@ static int mips_32bitmode = 0;
|
|||||||
|
|
||||||
/* Likewise 64-bit registers. */
|
/* Likewise 64-bit registers. */
|
||||||
#define ABI_NEEDS_64BIT_REGS(ABI) \
|
#define ABI_NEEDS_64BIT_REGS(ABI) \
|
||||||
((ABI) == N32_ABI \
|
((ABI) == N32_ABI \
|
||||||
|| (ABI) == N64_ABI \
|
|| (ABI) == N64_ABI \
|
||||||
|| (ABI) == O64_ABI)
|
|| (ABI) == O64_ABI)
|
||||||
|
|
||||||
@ -1017,7 +1017,7 @@ static int mips_relax_branch;
|
|||||||
|
|
||||||
/* Branch without likely bit. If label is out of range, we turn:
|
/* Branch without likely bit. If label is out of range, we turn:
|
||||||
|
|
||||||
beq reg1, reg2, label
|
beq reg1, reg2, label
|
||||||
delay slot
|
delay slot
|
||||||
|
|
||||||
into
|
into
|
||||||
@ -6273,8 +6273,8 @@ nops_for_vr4130 (int ignore, const struct mips_cl_insn *hist,
|
|||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
#define BASE_REG_EQ(INSN1, INSN2) \
|
#define BASE_REG_EQ(INSN1, INSN2) \
|
||||||
((((INSN1) >> OP_SH_RS) & OP_MASK_RS) \
|
((((INSN1) >> OP_SH_RS) & OP_MASK_RS) \
|
||||||
== (((INSN2) >> OP_SH_RS) & OP_MASK_RS))
|
== (((INSN2) >> OP_SH_RS) & OP_MASK_RS))
|
||||||
|
|
||||||
/* Return the minimum alignment for this store instruction. */
|
/* Return the minimum alignment for this store instruction. */
|
||||||
@ -11044,7 +11044,7 @@ macro (struct mips_cl_insn *ip, char *str)
|
|||||||
if (mips_opts.noreorder)
|
if (mips_opts.noreorder)
|
||||||
macro_build (NULL, "nop", "");
|
macro_build (NULL, "nop", "");
|
||||||
expr1.X_add_number = mips_cprestore_offset;
|
expr1.X_add_number = mips_cprestore_offset;
|
||||||
macro_build_ldst_constoffset (&expr1, ADDRESS_LOAD_INSN,
|
macro_build_ldst_constoffset (&expr1, ADDRESS_LOAD_INSN,
|
||||||
mips_gp_register,
|
mips_gp_register,
|
||||||
mips_frame_reg,
|
mips_frame_reg,
|
||||||
HAVE_64BIT_ADDRESSES);
|
HAVE_64BIT_ADDRESSES);
|
||||||
@ -11188,7 +11188,7 @@ macro (struct mips_cl_insn *ip, char *str)
|
|||||||
if (mips_opts.noreorder)
|
if (mips_opts.noreorder)
|
||||||
macro_build (NULL, "nop", "");
|
macro_build (NULL, "nop", "");
|
||||||
expr1.X_add_number = mips_cprestore_offset;
|
expr1.X_add_number = mips_cprestore_offset;
|
||||||
macro_build_ldst_constoffset (&expr1, ADDRESS_LOAD_INSN,
|
macro_build_ldst_constoffset (&expr1, ADDRESS_LOAD_INSN,
|
||||||
mips_gp_register,
|
mips_gp_register,
|
||||||
mips_frame_reg,
|
mips_frame_reg,
|
||||||
HAVE_64BIT_ADDRESSES);
|
HAVE_64BIT_ADDRESSES);
|
||||||
@ -12145,8 +12145,8 @@ macro (struct mips_cl_insn *ip, char *str)
|
|||||||
&& offset_expr.X_add_number == 0);
|
&& offset_expr.X_add_number == 0);
|
||||||
s = segment_name (S_GET_SEGMENT (offset_expr.X_add_symbol));
|
s = segment_name (S_GET_SEGMENT (offset_expr.X_add_symbol));
|
||||||
if (strcmp (s, ".lit8") == 0)
|
if (strcmp (s, ".lit8") == 0)
|
||||||
{
|
{
|
||||||
op[2] = mips_gp_register;
|
op[2] = mips_gp_register;
|
||||||
offset_reloc[0] = BFD_RELOC_MIPS_LITERAL;
|
offset_reloc[0] = BFD_RELOC_MIPS_LITERAL;
|
||||||
offset_reloc[1] = BFD_RELOC_UNUSED;
|
offset_reloc[1] = BFD_RELOC_UNUSED;
|
||||||
offset_reloc[2] = BFD_RELOC_UNUSED;
|
offset_reloc[2] = BFD_RELOC_UNUSED;
|
||||||
@ -12168,7 +12168,7 @@ macro (struct mips_cl_insn *ip, char *str)
|
|||||||
offset_reloc[0] = BFD_RELOC_LO16;
|
offset_reloc[0] = BFD_RELOC_LO16;
|
||||||
offset_reloc[1] = BFD_RELOC_UNUSED;
|
offset_reloc[1] = BFD_RELOC_UNUSED;
|
||||||
offset_reloc[2] = BFD_RELOC_UNUSED;
|
offset_reloc[2] = BFD_RELOC_UNUSED;
|
||||||
}
|
}
|
||||||
align = 8;
|
align = 8;
|
||||||
/* Fall through */
|
/* Fall through */
|
||||||
|
|
||||||
@ -16449,7 +16449,7 @@ s_nan (int ignore ATTRIBUTE_UNUSED)
|
|||||||
directive, such as in:
|
directive, such as in:
|
||||||
|
|
||||||
foo:
|
foo:
|
||||||
.stabs ...
|
.stabs ...
|
||||||
.set mips16
|
.set mips16
|
||||||
|
|
||||||
so the current mode wins. */
|
so the current mode wins. */
|
||||||
@ -18714,7 +18714,7 @@ static const struct mips_cpu_info mips_cpu_info_table[] =
|
|||||||
{ "m5100", 0, ASE_MCU, ISA_MIPS32R5, CPU_MIPS32R5 },
|
{ "m5100", 0, ASE_MCU, ISA_MIPS32R5, CPU_MIPS32R5 },
|
||||||
{ "m5101", 0, ASE_MCU, ISA_MIPS32R5, CPU_MIPS32R5 },
|
{ "m5101", 0, ASE_MCU, ISA_MIPS32R5, CPU_MIPS32R5 },
|
||||||
/* P5600 with EVA and Virtualization ASEs, other ASEs are optional. */
|
/* P5600 with EVA and Virtualization ASEs, other ASEs are optional. */
|
||||||
{ "p5600", 0, ASE_VIRT | ASE_EVA | ASE_XPA, ISA_MIPS32R5, CPU_MIPS32R5 },
|
{ "p5600", 0, ASE_VIRT | ASE_EVA | ASE_XPA, ISA_MIPS32R5, CPU_MIPS32R5 },
|
||||||
|
|
||||||
/* MIPS 64 */
|
/* MIPS 64 */
|
||||||
{ "5kc", 0, 0, ISA_MIPS64, CPU_MIPS64 },
|
{ "5kc", 0, 0, ISA_MIPS64, CPU_MIPS64 },
|
||||||
|
Reference in New Issue
Block a user