mirror of
https://github.com/espressif/binutils-gdb.git
synced 2025-09-27 09:25:04 +08:00
opcodes, elf: annotate instructions with HWCAP2_VIS3B.
This patch annotates the following SPARC instructions as VIS3B instructions: ldx *, %efsr, fpadd64, fpsub64, fpcmpule8, fpcmpune8, fpcmpugt8, fpcmpueq8. It also improves the documentation of the VIS3B capability in several headers. Tested in sparc64-unknown-linux-gnu and sparc-unknown-linux-gnu. No visible regressions. opcodes/ChangeLog: 2014-10-17 Jose E. Marchesi <jose.marchesi@oracle.com> * sparc-opc.c (sparc-opcodes): Annotate several instructions with the HWCAP2_VIS3B hwcap. include/opcodes/ChangeLog: 2014-10-17 Jose E. Marchesi <jose.marchesi@oracle.com> * sparc.h (HWCAP2_VIS3B): Documentation improved. include/elf/ChangeLog: 2014-10-17 Jose E. Marchesi <jose.marchesi@oracle.com> * sparc.h (ELF_SPARC_HWCAP2_VIS3B): Documentation improved.
This commit is contained in:
@ -1,3 +1,7 @@
|
||||
2014-10-17 Jose E. Marchesi <jose.marchesi@oracle.com>
|
||||
|
||||
* sparc.h (HWCAP2_VIS3B): Documentation improved.
|
||||
|
||||
2014-10-09 Jose E. Marchesi <jose.marchesi@oracle.com>
|
||||
|
||||
* sparc.h (sparc_opcode): new field `hwcaps2'.
|
||||
|
@ -151,7 +151,7 @@ typedef struct sparc_opcode
|
||||
#define HWCAP_CRC32C 0x20000000 /* CRC32C insn */
|
||||
|
||||
#define HWCAP2_FJATHPLUS 0x00000001 /* Fujitsu Athena+ */
|
||||
#define HWCAP2_VIS3B 0x00000002 /* VIS3 present on multiple chips */
|
||||
#define HWCAP2_VIS3B 0x00000002 /* Subset of VIS3 present on sparc64 X+. */
|
||||
#define HWCAP2_ADP 0x00000004 /* Application Data Protection */
|
||||
#define HWCAP2_SPARC5 0x00000008 /* The 29 new fp and sub instructions */
|
||||
#define HWCAP2_MWAIT 0x00000010 /* mwait instruction and load/monitor ASIs */
|
||||
|
Reference in New Issue
Block a user