espressif/binutils-gdb
1
0
Fork 0
mirror of https://github.com/espressif/binutils-gdb.git synced 2025-06-20 18:08:24 +08:00
Code Issues Packages Projects Releases Wiki Activity

RISC-V: Fix misplaced @end table

Browse Source 
Move the csr-check and arch items inside the table for the .option directive.
This commit is contained in:
Andreas Schwab
2022-03-20 11:23:05 +01:00
parent bdcd45685b
commit 062cda5a37
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
gas/doc/c-riscv.texi
View File

@ -206,7 +206,6 @@ know what you're doing, this should only be at the top of a file.
Enables or disables relaxation. The RISC-V assembler and linker Enables or disables relaxation. The RISC-V assembler and linker
opportunistically relax some code sequences, but sometimes this behavior is not opportunistically relax some code sequences, but sometimes this behavior is not
desirable. desirable.
@end table
@item csr-check @item csr-check
@itemx no-csr-check @itemx no-csr-check
@ -224,6 +223,7 @@ sometimes. Besides, @samp{.option arch, -i} is illegal, since we cannot
remove the base i extension anytime. If you want to reset the whole ISA remove the base i extension anytime. If you want to reset the whole ISA
string, you can also use @samp{.option arch, =rv32imac} to overwrite the string, you can also use @samp{.option arch, =rv32imac} to overwrite the
previous settings. previous settings.
@end table
@cindex INSN directives @cindex INSN directives
@item .insn @var{type}, @var{operand} [,...,@var{operand_n}] @item .insn @var{type}, @var{operand} [,...,@var{operand_n}]