mirror of
https://github.com/espressif/ESP8266_RTOS_SDK.git
synced 2025-06-07 22:49:10 +08:00
b2dd2d7c6d
* In the latest version, i2c_bbpll is turned on by PHY by default. Configuring the register again may affect the bbpll state. * Model sleep does not affect the I2S clock. I2S cannot be used under light sleep.
131 lines
4.3 KiB
C
131 lines
4.3 KiB
C
// Copyright 2018-2025 Espressif Systems (Shanghai) PTE LTD
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
//
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
|
|
#ifndef _I2S_REGISTER_H_
|
|
#define _I2S_REGISTER_H_
|
|
|
|
#include "eagle_soc.h"
|
|
|
|
#define REG_I2S_BASE (0x60000e00)
|
|
|
|
#define I2STXFIFO (REG_I2S_BASE + 0x0000)
|
|
#define I2SRXFIFO (REG_I2S_BASE + 0x0004)
|
|
|
|
#define I2SCONF (REG_I2S_BASE + 0x0008)
|
|
#define I2S_BCK_DIV_NUM 0x0000003F
|
|
#define I2S_BCK_DIV_NUM_S 22
|
|
#define I2S_CLKM_DIV_NUM 0x0000003F
|
|
#define I2S_CLKM_DIV_NUM_S 16
|
|
#define I2S_BITS_MOD 0x0000000F
|
|
#define I2S_BITS_MOD_S 12
|
|
#define I2S_RECE_MSB_SHIFT (BIT(11))
|
|
#define I2S_TRANS_MSB_SHIFT (BIT(10))
|
|
#define I2S_I2S_RX_START (BIT(9))
|
|
#define I2S_I2S_TX_START (BIT(8))
|
|
#define I2S_MSB_RIGHT (BIT(7))
|
|
#define I2S_RIGHT_FIRST (BIT(6))
|
|
#define I2S_RECE_SLAVE_MOD (BIT(5))
|
|
#define I2S_TRANS_SLAVE_MOD (BIT(4))
|
|
#define I2S_I2S_RX_FIFO_RESET (BIT(3))
|
|
#define I2S_I2S_TX_FIFO_RESET (BIT(2))
|
|
#define I2S_I2S_RX_RESET (BIT(1))
|
|
#define I2S_I2S_TX_RESET (BIT(0))
|
|
#define I2S_I2S_RESET_MASK 0xf
|
|
|
|
#define I2SINT_RAW (REG_I2S_BASE + 0x000c)
|
|
#define I2S_I2S_TX_REMPTY_INT_RAW (BIT(5))
|
|
#define I2S_I2S_TX_WFULL_INT_RAW (BIT(4))
|
|
#define I2S_I2S_RX_REMPTY_INT_RAW (BIT(3))
|
|
#define I2S_I2S_RX_WFULL_INT_RAW (BIT(2))
|
|
#define I2S_I2S_TX_PUT_DATA_INT_RAW (BIT(1))
|
|
#define I2S_I2S_RX_TAKE_DATA_INT_RAW (BIT(0))
|
|
|
|
|
|
#define I2SINT_ST (REG_I2S_BASE + 0x0010)
|
|
#define I2S_I2S_TX_REMPTY_INT_ST (BIT(5))
|
|
#define I2S_I2S_TX_WFULL_INT_ST (BIT(4))
|
|
#define I2S_I2S_RX_REMPTY_INT_ST (BIT(3))
|
|
#define I2S_I2S_RX_WFULL_INT_ST (BIT(2))
|
|
#define I2S_I2S_TX_PUT_DATA_INT_ST (BIT(1))
|
|
#define I2S_I2S_RX_TAKE_DATA_INT_ST (BIT(0))
|
|
|
|
#define I2SINT_ENA (REG_I2S_BASE + 0x0014)
|
|
#define I2S_I2S_TX_REMPTY_INT_ENA (BIT(5))
|
|
#define I2S_I2S_TX_WFULL_INT_ENA (BIT(4))
|
|
#define I2S_I2S_RX_REMPTY_INT_ENA (BIT(3))
|
|
#define I2S_I2S_RX_WFULL_INT_ENA (BIT(2))
|
|
#define I2S_I2S_TX_PUT_DATA_INT_ENA (BIT(1))
|
|
#define I2S_I2S_RX_TAKE_DATA_INT_ENA (BIT(0))
|
|
|
|
#define I2SINT_CLR (REG_I2S_BASE + 0x0018)
|
|
#define I2S_I2S_TX_REMPTY_INT_CLR (BIT(5))
|
|
#define I2S_I2S_TX_WFULL_INT_CLR (BIT(4))
|
|
#define I2S_I2S_RX_REMPTY_INT_CLR (BIT(3))
|
|
#define I2S_I2S_RX_WFULL_INT_CLR (BIT(2))
|
|
#define I2S_I2S_PUT_DATA_INT_CLR (BIT(1))
|
|
#define I2S_I2S_TAKE_DATA_INT_CLR (BIT(0))
|
|
|
|
#define I2STIMING (REG_I2S_BASE + 0x001c)
|
|
#define I2S_TRANS_BCK_IN_INV (BIT(22))
|
|
#define I2S_RECE_DSYNC_SW (BIT(21))
|
|
#define I2S_TRANS_DSYNC_SW (BIT(20))
|
|
#define I2S_RECE_BCK_OUT_DELAY 0x00000003
|
|
#define I2S_RECE_BCK_OUT_DELAY_S 18
|
|
#define I2S_RECE_WS_OUT_DELAY 0x00000003
|
|
#define I2S_RECE_WS_OUT_DELAY_S 16
|
|
#define I2S_TRANS_SD_OUT_DELAY 0x00000003
|
|
#define I2S_TRANS_SD_OUT_DELAY_S 14
|
|
#define I2S_TRANS_WS_OUT_DELAY 0x00000003
|
|
#define I2S_TRANS_WS_OUT_DELAY_S 12
|
|
#define I2S_TRANS_BCK_OUT_DELAY 0x00000003
|
|
#define I2S_TRANS_BCK_OUT_DELAY_S 10
|
|
#define I2S_RECE_SD_IN_DELAY 0x00000003
|
|
#define I2S_RECE_SD_IN_DELAY_S 8
|
|
#define I2S_RECE_WS_IN_DELAY 0x00000003
|
|
#define I2S_RECE_WS_IN_DELAY_S 6
|
|
#define I2S_RECE_BCK_IN_DELAY 0x00000003
|
|
#define I2S_RECE_BCK_IN_DELAY_S 4
|
|
#define I2S_TRANS_WS_IN_DELAY 0x00000003
|
|
#define I2S_TRANS_WS_IN_DELAY_S 2
|
|
#define I2S_TRANS_BCK_IN_DELAY 0x00000003
|
|
#define I2S_TRANS_BCK_IN_DELAY_S 0
|
|
|
|
#define I2S_FIFO_CONF (REG_I2S_BASE + 0x0020)
|
|
#define I2S_I2S_RX_FIFO_MOD 0x00000007
|
|
#define I2S_I2S_RX_FIFO_MOD_S 16
|
|
#define I2S_I2S_TX_FIFO_MOD 0x00000007
|
|
#define I2S_I2S_TX_FIFO_MOD_S 13
|
|
#define I2S_I2S_DSCR_EN (BIT(12))
|
|
#define I2S_I2S_TX_DATA_NUM 0x0000003F
|
|
#define I2S_I2S_TX_DATA_NUM_S 6
|
|
#define I2S_I2S_RX_DATA_NUM 0x0000003F
|
|
#define I2S_I2S_RX_DATA_NUM_S 0
|
|
|
|
|
|
#define I2SRXEOF_NUM (REG_I2S_BASE + 0x0024)
|
|
#define I2S_I2S_RX_EOF_NUM 0xFFFFFFFF
|
|
#define I2S_I2S_RX_EOF_NUM_S 0
|
|
|
|
#define I2SCONF_SIGLE_DATA (REG_I2S_BASE + 0x0028)
|
|
#define I2S_I2S_SIGLE_DATA 0xFFFFFFFF
|
|
#define I2S_I2S_SIGLE_DATA_S 0
|
|
|
|
#define I2SCONF_CHAN (REG_I2S_BASE + 0x002c)
|
|
#define I2S_RX_CHAN_MOD 0x00000003
|
|
#define I2S_RX_CHAN_MOD_S 3
|
|
#define I2S_TX_CHAN_MOD 0x00000007
|
|
#define I2S_TX_CHAN_MOD_S 0
|
|
|
|
#endif
|