espressif/ESP8266_RTOS_SDK
1
0
Fork 0
mirror of https://github.com/espressif/ESP8266_RTOS_SDK.git synced 2025-08-06 15:15:15 +08:00
Code Issues Packages Projects Releases Wiki Activity

fix(bootloader): fix load 0 length segment in rom loader stage

Browse Source
This commit is contained in:
Wu Jian Gang
2018-06-19 10:28:24 +08:00
parent 79b41a0654
commit 24dac408d0
1 changed files with 7 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
components/bootloader/subproject/main/esp8266.bootloader.ld
View File

@ -24,18 +24,14 @@ ENTRY(call_start_cpu);
SECTIONS SECTIONS
{ {
.iram1.text : .text :
{ {
_stext = .;
_text_start = ABSOLUTE(.);
. = ALIGN (16); . = ALIGN (16);
*(.entry.text) *(.entry.text)
*(.init.literal) *(.init.literal)
*(.init) *(.init)
} > iram_seg
.iram.text :
{
_stext = .;
_text_start = ABSOLUTE(.);
*(.literal .text .literal.* .text.* .stub .gnu.warning .gnu.linkonce.literal.* .gnu.linkonce.t.*.literal .gnu.linkonce.t.*) *(.literal .text .literal.* .text.* .stub .gnu.warning .gnu.linkonce.literal.* .gnu.linkonce.t.*.literal .gnu.linkonce.t.*)
*(.iram1 .iram1.*) /* catch stray IRAM_ATTR */ *(.iram1 .iram1.*) /* catch stray IRAM_ATTR */
*(.fini.literal) *(.fini.literal)
@ -46,7 +42,7 @@ SECTIONS
} > iram_seg } > iram_seg
/* Shared RAM */ /* Shared RAM */
.dram0.bss (NOLOAD) : .bss (NOLOAD) :
{ {
. = ALIGN (8); . = ALIGN (8);
_bss_start = ABSOLUTE(.); _bss_start = ABSOLUTE(.);
@ -67,7 +63,7 @@ SECTIONS
_bss_end = ABSOLUTE(.); _bss_end = ABSOLUTE(.);
} >dram_seg } >dram_seg
.dram0.data : .data :
{ {
_data_start = ABSOLUTE(.); _data_start = ABSOLUTE(.);
*(.data) *(.data)
@ -84,7 +80,7 @@ SECTIONS
_data_end = ABSOLUTE(.); _data_end = ABSOLUTE(.);
} >dram_seg } >dram_seg
.dram0.rodata : .rodata :
{ {
_rodata_start = ABSOLUTE(.); _rodata_start = ABSOLUTE(.);
*(.rodata) *(.rodata)
@ -118,7 +114,7 @@ SECTIONS
*(.dynamic) *(.dynamic)
*(.gnu.version_d) *(.gnu.version_d)
_rodata_end = ABSOLUTE(.); _rodata_end = ABSOLUTE(.);
/* Literals are also RO data. */ /* Literals are also RO data. */
_lit4_start = ABSOLUTE(.); _lit4_start = ABSOLUTE(.);
*(*.lit4) *(*.lit4)
*(.lit4.*) *(.lit4.*)